AD9910SLASHPCBZ datasheet(36/60 Pages) AD

36 / 60 page

AD9910

Rev. 0 | Page 36 of 60

RAM_SWP_OVER

WAVEFORM START ADDRESS 0

WAVEFORM END ADDRESS 0

WAVEFORM START ADDRESS 1

WAVEFORM END ADDRESS 1

WAVEFORM END ADDRESS 2

RAM PROFILE

WAVEFORM START ADDRESS 2

RAM

ADDRESS

I/O_UPDATE

Figure 44. Internal Profile Control Timing Diagram (Burst)

The gray bar across the top indicates the time interval over

which the designated profile is in effect. The circled numbers

indicate specific events as follows:

Event 1—An I/O update registers the Internal Profile Control

bits (in Control Function Register 1) are as 0010. The

RAM_SWP_OVR pin is set to Logic 0. The state machine is

initialized to the waveform start address of RAM Profile 0 and

begins incrementing through the address range for RAM

Profile 0 at intervals of Δt0 (as specified by the address step rate

for RAM Profile 0).

Event 2—The state machine reaches the waveform end address

of RAM Profile 0 and the RAM_SWP_OVR pin generates a

positive pulse spanning two DDS clock cycles.

Event 3—Having reached the waveform end address of RAM

Profile 0, the next expiration of the internal timer causes the

state machine to advance to RAM Profile 1. The state machine

is initialized to the waveform start address of RAM Profile 1

and begins incrementing through the address range for RAM

Profile 1 at intervals of Δt1.

Event 4—The state machine reaches the waveform end address

of RAM Profile 1 and the RAM_SWP_OVR pin generates a

positive pulse spanning two DDS clock cycles.

Event 5—Having reached the waveform end address of RAM

Profile 1, the next expiration of the internal timer causes the

state machine to advance to RAM Profile 2. The state machine

initializes to the waveform start address of RAM Profile 2 and

begins incrementing through the address range for RAM

Profile 2 at intervals of Δt2.

Event 6—The state machine reaches the waveform end address of

RAM Profile 2 and the RAM_SWP_OVR pin generates a positive

pulse spanning two DDS clock cycles.

Event 7—Having reached the waveform end address of RAM

Profile 2, the next expiration of the internal timer causes the

state machine to halt and marks completion of the burst

waveform generation process.

AD9910/PCBZ 数据表(PDF) 36 Page - Analog Devices

AD9910/PCBZ 数据表(HTML) 36 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载