DSP56366P datasheet(22/110 Pages) FREESCALE

22 / 110 page

DSP56366 Technical Data, Rev. 3.1

2-18

Freescale Semiconductor

2.10

Enhanced Serial Audio Interface_1

Table 2-12 Enhanced Serial Audio Interface_1 Signals

Signal

Name

Signal Type

State during

Reset

Signal Description

FSR_1

Input or output

GPIO

disconnected

Frame Sync for Receiver_1—This is the receiver frame sync input/output

signal. In the asynchronous mode (SYN=0), the FSR pin operates as the

frame sync input or output used by all the enabled receivers. In the

synchronous mode (SYN=1), it operates as either the serial flag 1 pin

(TEBE=0), or as the transmitter external buffer enable control (TEBE=1,

RFSD=1).

When this pin is configured as serial flag pin, its direction is determined by

the RFSD bit in the RCCR register. When configured as the output flag OF1,

this pin will reflect the value of the OF1 bit in the SAICR register, and the

data in the OF1 bit will show up at the pin synchronized to the frame sync in

normal mode or the slot in network mode. When configured as the input flag

IF1, the data value at the pin will be stored in the IF1 bit in the SAISR

network mode.

PE1

Input, output, or

disconnected

GPIO

disconnected

Port E 1—When the ESAI is configured as GPIO, this signal is individually

programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input cannot tolerate 5 V.

FST_1

Input or output

GPIO

disconnected

Frame Sync for Transmitter_1—This is the transmitter frame sync

input/output signal. For synchronous mode, this signal is the frame sync for

both transmitters and receivers. For asynchronous mode, FST is the frame

sync for the transmitters only. The direction is determined by the transmitter

frame sync direction (TFSD) bit in the ESAI transmit clock control register

(TCCR).

PE4

Input, output, or

disconnected

GPIO

disconnected

Port E 4—When the ESAI is configured as GPIO, this signal is individually

programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input cannot tolerate 5 V.

SCKR_1

Input or output

GPIO

disconnected

Receiver Serial Clock_1—SCKR provides the receiver serial bit clock for

the ESAI. The SCKR operates as a clock input or output used by all the

enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin

in the synchronous mode (SYN=1).

When this pin is configured as serial flag pin, its direction is determined by

the RCKD bit in the RCCR register. When configured as the output flag OF0,

this pin will reflect the value of the OF0 bit in the SAICR register, and the

data in the OF0 bit will show up at the pin synchronized to the frame sync in

normal mode or the slot in network mode. When configured as the input flag

IF0, the data value at the pin will be stored in the IF0 bit in the SAISR

network mode.

DSP56366P 数据表(PDF) 22 Page - Freescale Semiconductor, Inc

DSP56366P 数据表(HTML) 22 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56366P 数据表(PDF) 22 Page - Freescale Semiconductor, Inc

DSP56366P 数据表(HTML) 22 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载