数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ML2002 数据表(PDF) 5 Page - Minilogic Device Corporation Limited

部件名 ML2002
功能描述  Static/Half Duty LCD COG Driver with Real Time Clock
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MINILOGIC [Minilogic Device Corporation Limited]
网页  http://www.minilogic.com.hk
标志 MINILOGIC - Minilogic Device Corporation Limited

ML2002 数据表(HTML) 5 Page - Minilogic Device Corporation Limited

  ML2002 Datasheet HTML 1Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 2Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 3Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 4Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 5Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 6Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 7Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 8Page - Minilogic Device Corporation Limited ML2002 Datasheet HTML 9Page - Minilogic Device Corporation Limited Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
P5/13
Preliminary, November 2008
ML2002 Preliminary
ii) Oscillator
The LCD driving signal of ML2002 is clocked either by the built-in oscillator, crystal oscillator or from
an external clock.
a) Internal clock
When the internal oscillator is used, BIOEN should be connected to GND and the OOUT should be
connected to FIN. The internal oscillator will oscillate at 32 kHz and the frequency is independent in the
range of 2.5V < VDD < 6.0V . Then connect OOUT to FIN.
b) Crystal clock
When using the crystal oscillator, BCOEN is connected to GND, then connect
the crystal to OSC+, and OSC-. Then connect OSC- to FIN. The OSC+ and
OSC- should connect as:
c) External clock
When using an external clock, BCOEN & BIOEN is connected to VDD then connects the external clock
to FIN (32 KHz) or LCLK (125Hz)
iii) Timing
ML2002 have several frequencies of clock signal for the users to choose for the LCD display clock (ie.
LCLK) and the blink clock (ie.BCLK). They include the following clock signals:
Frequency of Clock Signal at FIN = 32 kHz
Actual Divider of FIN
Target Input Pin
256/128 Hz
1/256(1/2 Duty) or 1/128(Static)
128/64 Hz
1/128(1/2 Duty) or 1/64(Static)
LCLK
4 Hz
1/8192
2 Hz
1/16384
1 Hz
1/32768
BCLK
iv) Segment outputs
ML2002 has 48 segment outputs which should be connected directly to the LCD. If less than 48 segments,
the unused segments should be left open circuit.
v) Common outputs
ML2002 consists of 2 common signals (ie. COM1A & COM1B). The common outputs should be left
open-circuit if the outputs are unused. Users can disable the COM1A and COM1B by connecting the
A
CEN1
and
B
CEN1
to VDD respectively. The common outputs will change to GND after disabling it.
vi) Blink
ML2002 has a blink function that users shall connect BEN to GND and input the blink clock (ie. BCLK)
either by connecting ML2002 output clock signal from Frequency Divider or an external clock signal.
Users shall disable blink function by connecting BEN to VDD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com