数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8541ECVTAPD 数据表(PDF) 45 Page - Freescale Semiconductor, Inc

部件名 MPC8541ECVTAPD
功能描述  PowerQUICC??III Integrated Communications Processor Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8541ECVTAPD 数据表(HTML) 45 Page - Freescale Semiconductor, Inc

Back Button MPC8541ECVTAPD Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 49Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 84 page
background image
MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
45
CPM
10.3
CPM I2C AC Specification
Figure 29. CPM I2C Bus Timing Diagram
The following two tables are examples of I2C AC parameters at I2C clock value of 100k and 400k
respectively.
Table 35. I2C Timing
Characteristic
Expression
All Frequencies
Unit
Min
Max
SCL clock frequency (slave)
fSCL
0FMAX
(1)
Notes:
1.
FMAX = BRGCLK/(min_divider*prescale. Where prescaler=25-I2MODE[PDIV]; and min_divider=12 if digital filter disabled
and 18 if enabled.
Example #1: if I2MODE[PDIV]=11 (prescaler=4) and I2MODE[FLT]=0 (digital filter disabled) then FMAX=BRGCLK/48
Example #2: if I2MODE[PDIV]=00 (prescaler=32) and I2MODE[FLT]=1 (digital filter enabled) then FMAX=BRGCLK/576
Hz
SCL clock frequency (master)
fSCL
BRGCLK/16512
BRGCLK/48
Hz
Bus free time between transmissions
tSDHDL
1/(2.2 * fSCL)-
s
Low period of SCL
tSCLCH
1/(2.2 * fSCL)-
s
High period of SCL
tSCHCL
1/(2.2 * fSCL)-
s
Start condition setup time2
tSCHDL
2/(divider * fSCL)
- (2)
2. divider = fSCL/prescaler.
In master mode: divider=BRGCLK/(fSCL*prescaler)=2*(I2BRG[DIV]+3)
In slave mode: divider=BRGCLK/(fSCL*prescaler)
s
Start condition hold time2
tSDLCL
3/(divider * fSCL)-
s
Data hold time 2
tSCLDX
2/(divider * fSCL)-
s
Data setup time2
tSDVCH
3/(divider * fSCL)-
s
SDA/SCL rise time
tSRISE
-
1/(10 * fSCL)s
SDA/SCL fall time
tSFALL
-
1/(33 * fSCL)s
Stop condition setup time
tSCHDH
2/(divider * fSCL)
-
s
Table 36. CPM I2C Timing (fSCL=100KHz)
Characteristic
Expression
Frequency = 100KHz
Unit
Min
Max
SCL clock frequency (slave)
fSCL
100
KHz
SCL clock frequency (master)
fSCL
-
100
KHz
Bus free time between transmissions
tSDHDL
4.7
-
μs
Low period of SCL
tSCLCH
4.7
-
μs
SCL
SDA
tSDHDL
tSCLCH
tSCHCL
tSCHDL
tSDLCL
tSCLDX
tSDVCH
tSRISE
tSFALL
tSCHDH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com