数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8541ECVTAPD 数据表(PDF) 14 Page - Freescale Semiconductor, Inc

部件名 MPC8541ECVTAPD
功能描述  PowerQUICC??III Integrated Communications Processor Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8541ECVTAPD 数据表(HTML) 14 Page - Freescale Semiconductor, Inc

Back Button MPC8541ECVTAPD Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8541ECVTAPD Datasheet HTML 18Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 84 page
background image
MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
14
Freescale Semiconductor
RESET Initialization
4.3
Real Time Clock Timing
Table 8 provides the real time clock (RTC) AC timing specifications.
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8541E. Table 9 provides the RESET initialization AC timing specifications.
Table 10 provides the PLL and DLL lock times.
Table 8. RTC AC Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
RTC clock high time
tRTCH
2 x
tCCB_CLK
——
ns
RTC clock low time
tRTCL
2 x
tCCB_CLK
——
ns
Table 9. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
μs
Minimum assertion time for SRESET
512
SYSCLKs
1
PLL input setup time with stable SYSCLK before HRESET
negation
100
μs
Input setup time for POR configs (other than PLL config) with
respect to negation of HRESET
4
SYSCLKs
1
Input hold time for POR configs (including PLL config) with
respect to negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR
configs with respect to negation of HRESET
5
SYSCLKs
1
Notes:
1. SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8541E. See the MPC8555E
PowerQUICC™ III Integrated Communications Processor Reference Manual for more details.
Table 10. PLL and DLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
100
μs
DLL lock times
7680
122,880
CCB Clocks
1, 2
Notes:
1. DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the
minimum and an 8:1 ratio results in the maximum.
2. The CCB clock is determined by the SYSCLK
× platform PLL ratio.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com