MPC8280VRT datasheet(24/80 Pages) FREESCALE

24 / 80 page

MPC8280 PowerQUICC II™ Family Hardware Specifications, Rev. 1.7

Freescale Semiconductor

Clock Configuration Modes

The MPC8280 has three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three

input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 15.

Input hold times

Boundary-scan data

TMS, TDI

tJTDXKH

tJTIXKH

—

4, 7

Output valid times

Boundary-scan data

TDO

tJTKLDV

tJTKLOV

—

5, 7

5. 7

Output hold times

Boundary-scan data

TDO

tJTKLDX

tJTKLOX

—

5, 7

JTAG external clock to output high impedance

Boundary-scan data

TDO

tJTKLDZ

tJTKLOZ

5, 6

1 All outputs are measured from the midpoint voltage of the falling/rising edge of t

TCLK to the midpoint of the signal

in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-

Ω load.

Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2 The symbols used for timing specifications herein follow the pattern of t

(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t((first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tJTDVKH symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state

(V) relative to the tJTG clock reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG

timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the tJTG clock reference (K)

going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters

representing the clock of a particular functional. For rise and fall times, the latter convention is used with the

appropriate letter: R (rise) or F (fall).

3 TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4 Non-JTAG signal input timing with respect to t

TCLK.

5 Non-JTAG signal output timing with respect to t

TCLK.

6 Guaranteed by design.

7 Guaranteed by design and device characterization.

Table 15. MPC8280 Clocking Modes

Pins

Clocking Mode

PCI Clock

Frequency Range

(MHZ)

Reference

PCI_MODE

PCI_CFG[0] PCI_MODCK1

Determines PCI clock frequency range. Refer to Sections 7.2 and 7.3.

—

Local bus

—

Table 16

PCI host

50–66

Table 17

25–50

Table 18

PCI agent

50–66

Table 19

25–50

Table 20

Table 14. JTAG Timings1 (continued)

Parameter

Symbol2

Min

Max

Unit

Notes

MPC8280VRT 数据表(PDF) 24 Page - Freescale Semiconductor, Inc

MPC8280VRT 数据表(HTML) 24 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

MPC8280VRT 数据表(PDF) 24 Page - Freescale Semiconductor, Inc

MPC8280VRT 数据表(HTML) 24 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载