24LCS21-SLASHP datasheet(5/24 Pages) MICROCHIP

5 / 24 page

DS21127F-page 5

24LCS21

3.0

BIDIRECTIONAL MODE

The 24LCS21 can be switched into the Bidirectional

mode (Figure 3-1) by applying a valid high-to-low

transition on the Bidirectional mode clock (SCL). When

the device has been switched into the Bidirectional

mode, the VCLK input is disregarded, with the exception

that a logic high level is required to enable write capa-

bility. This mode supports a two-wire bidirectional data

transmission protocol (I2C™). In this protocol, a device

that sends data on the bus is defined to be the transmit-

ter and a device that receives data from the bus is

defined to be the receiver. The bus must be controlled

by a master device that generates the Bidirectional

mode clock (SCL), controls access to the bus and gen-

erates the Start and Stop conditions, while the

24LCS21 acts as the slave. Both master and slave can

operate as transmitter or receiver, but the master

device determines which mode is activated.

In this

mode, the 24LCS21 only

responds to

commands for device ‘1010 000X’.

3.1

Bidirectional Mode Bus

Characteristics

The following bus protocol has been defined:

• Data transfer may be initiated only when the bus

is not busy.

• During data transfer, the data line must remain

stable whenever the clock line is high. Changes in

the data line while the clock line is high will be

interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been

defined (Figure 3-2).

3.1.1

BUS NOT BUSY (A)

Both data and clock lines remain high.

3.1.2

START DATA TRANSFER (B)

A high-to-low transition of the SDA line while the clock

(SCL) is high determines a Start condition. All

commands must be preceded by a Start condition.

3.1.3

STOP DATA TRANSFER (C)

A low-to-high transition of the SDA line while the clock

(SCL) is high determines a Stop condition. All

operations must be ended with a Stop condition.

FIGURE 3-1:

MODE TRANSITION

FIGURE 3-2:

DATA TRANSFER SEQUENCE ON THE SERIAL BUS

SCL

SDA

VCLK

Bidirectional mode

TVHZ

Transmit-Only mode

(A)

(B)

(D)

(A)

(C)

Start

Condition

Address or

Acknowledge

Valid

Data

Allowed

to Change

Stop

Condition

SCL

SDA

24LCS21-/P 数据表(PDF) 5 Page - Microchip Technology

24LCS21-/P 数据表(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载