PIC16F506T-ESLASHMCSQTP datasheet(59/116 Pages) MICROCHIP

59 / 116 page

Preliminary

DS41268C-page 57

PIC12F510/16F506

CONFIG: CONFIGURATION WORD REGISTER (PIC16F506)

—

bit 15

bit 8

—

IOSCFS

MCLRE

WDTE

FOSC2

FOSC1

FOSC0

bit 7

bit 0

bit 11-7

Unimplemented: Read as ‘1’

bit 6

IOSCFS: Internal Oscillator Frequency Select bit

= 8 MHz INTOSC speed

= 4 MHz INTOSC speed

bit 5

MCLRE: Master Clear Enable bit

= RB3/MCLR pin functions as MCLR

= RB3/MCLR pin functions as RB3, MCLR tied internally to VDD

bit 4

CP: Code Protection bit

= Code protection off

= Code protection on

bit 3

WDTE: Watchdog Timer Enable bit

= WDT enabled

= WDT disabled

bit 2-0

FOSC<2:0>: Oscillator Selection bits

000

= LP oscillator and 18 ms DRT

001

= XT oscillator and 18 ms DRT

010

= HS oscillator and 18 ms DRT

011

= EC oscillator with RB4 function on RB4/OSC2/CLKOUT and 1.125 ms DRT(1), (2)

100

= INTOSC with RB4 function on RB4/OSC2/CLKOUT and 1.125 ms DRT(1), (2)

101

= INTOSC with CLKOUT function on RB4/OSC2/CLKOUT and 1.125 ms DRT(1), (2)

110

= EXTRC with RB4 function on RB4/OSC2/CLKOUT and 1.125 ms DRT(1), (2)

111

= EXTRC with CLKOUT function on RB4/OSC2/CLKOUT and 1.125 ms DRT(1), (2)

Note 1: Refer to the “PIC16F506 Memory Programming Specification”, DS41258, to determine how to access the

Configuration Word.

2: It is the responsibility of the application designer to ensure the use of the 1.125 ms (nominal) DRT will

result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements

for this mode of operation.

PIC16F506T-E/MCSQTP 数据表(PDF) 59 Page - Microchip Technology

PIC16F506T-E/MCSQTP 数据表(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载