PIC16F506T-ESLASHSLSQTP datasheet(51/116 Pages) MICROCHIP

51 / 116 page

Preliminary

DS41268C-page 49

PIC12F510/16F506

8.0

COMPARATOR VOLTAGE

REFERENCE MODULE

(PIC16F506 ONLY)

The Comparator Voltage Reference module also

allows the selection of an internally generated voltage

reference for one of the C2 comparator inputs. The

VRCON register (Register 8-1) controls the Voltage

Reference module shown in Figure 8-1.

8.1

Configuring The Voltage

Reference

The voltage reference can output 32 voltage levels; 16

in a high range and 16 in a low range.

Equation 8-1 determines the output voltages:

EQUATION 8-1:

8.2

Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to

construction of the module. The transistors on the top

and bottom of the resistor ladder network (Figure 8-1)

keep CVREF from approaching VSS or VDD. The excep-

tion is when the module is disabled by clearing the

VREN bit (VRCON<7>). When disabled, the reference

voltage is VSS when VR<3:0> is ‘0000’ and the VRR

(VRCON<5>) bit is set. This allows the comparator to

detect a zero-crossing and not consume the CVREF

module current.

The voltage reference is VDD derived and, therefore,

the CVREF output changes with fluctuations in VDD. The

tested absolute accuracy of the comparator voltage ref-

erence can be found in Section 13.2 “DC Character-

istics: PIC12F510/16F506 (Extended)”.

VRR = 1 (low range): CVREF = (VR<3:0>/24) x VDD

VRR = 0 (high range):

CVREF = (VDD/4) + (VR<3:0> x VDD/32)

VRCON: VOLTAGE REFERENCE CONTROL REGISTER (PIC16F506 ONLY)

R/W-0

R/W-1

U-0

R/W-1

VREN

VROE

VRR

—VR3

VR2

VR1

VR0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

VREN: CVREF Enable bit

= CVREF is powered on

= CVREF is powered down, no current is drawn

bit 6

VROE: CVREF Output Enable bit(1)

= CVREF output is enabled

= CVREF output is disabled

bit 5

VRR: CVREF Range Selection bit

= Low range

= High range

bit 4

Unimplemented: Read as ‘0’

bit 3-0

VR<3:0> CVREF Value Selection bit

When VRR = 1: CVREF= (VR<3:0>/24)*VDD

When VRR = 0: CVREF= VDD/4+(VR<3:0>/32)*VDD

Note 1: When this bit is set, the TRIS for the CVREF pin is overridden and the analog voltage is placed on the

CVREF pin.

2: CVREF controls for ratio metric reference applies to Comparator 2 on the PIC12F506 only.

PIC16F506T-E/SLSQTP 数据表(PDF) 51 Page - Microchip Technology

PIC16F506T-E/SLSQTP 数据表(HTML) 51 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载