数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PI3VDP411LS 数据表(PDF) 8 Page - Pericom Semiconductor Corporation

部件名 PI3VDP411LS
功能描述  Digital Video Level Shifter from AC coupled digital video input to a DVI/HDMI transmitter
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PERICOM [Pericom Semiconductor Corporation]
网页  http://www.pericom.com
标志 PERICOM - Pericom Semiconductor Corporation

PI3VDP411LS 数据表(HTML) 8 Page - Pericom Semiconductor Corporation

Back Button PI3VDP411LS Datasheet HTML 3Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 4Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 5Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 6Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 7Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 8Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 9Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 10Page - Pericom Semiconductor Corporation PI3VDP411LS Datasheet HTML 11Page - Pericom Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
8
PS8913A
08/29/07
PI3VDP411LS
Digital Video Level Shifter from AC coupled
digital video input to a DVI/HDMI transmitter
Table 5: Differential Input Characteristics for IN_D and RX_IN signals
Symbol
Parameter
Min
Nom Max
Units Comments
Tbit
Unit Interval
360
ps
Tbit is determined by the display mode. Nom-
inal bit rate ranges from 250Mbps to 2.5Gbps
per lane. Nominal Tbit at 2.5 Gbps=400ps.
360ps=400ps-10%
VRX-DIFFp-p Differential Input Peak
to Peak Voltage
0.175
1.200 V
VRX-DIFFp-p=2'|VRX-D+ x VRX-D-|
Applies to IN_D and RX_IN signals
TRX-EYE
Minimum Eye Width at
IN_D input pair
0.8
Tbit
The level shifter may add a maximum of
0.02UI jitter
VCM-AC-pp AC Peak
Common Mode Input
Voltage
100
mV
VCM-AC-pp = |VRX-D+ + VRX-D-|/2
- VRX-CM-DC.
VRX-CM-DC = DC(avg) of|VRX-D+ +
VRX-D-|/2
VCM-AC-pp includes all frequencies
above 30 kHz.
ZRX-DC
40
50
60
Ω
Required IN_D+ as well as IN_D- DC
impedance (50
Ω ± 20% tolerance).
VRX-Bias
0
2.0
V
Intended to limit power-up stress on
chipset's PCIE output buffers.
ZRX-HIGH-Z
100
k
Ω
Differential inputs must be in a high im-
pedance state when OE# is HIGH.
07-0198



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com