WM8804 datasheet(7/66 Pages) WOLFSON

7 / 66 page

Production Data

WM8804

PD Rev 4.1 September 2007

MASTER CLOCK TIMING

MCLK

MCLKL

MCLKH

MCLKY

Figure 1 Slave Mode MCLK Timing Requirements

Test Conditions

PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25

oC, fs = 48kHz, MCLK = 256fs unless stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

System Clock Timing Information – Slave Mode

MCLK System clock cycle time

tMCLKY

MCLK System clock pulse width high

tMCLKH

MCLK System clock pulse width low

tMLCKL

MCLK Duty cycle

40:60

60:40

Table 1 Master Clock Timing Requirements

DIGITAL AUDIO INTERFACE – MASTER MODE

BCLK

DOUT

LRCLK

DIN

DDA

DHT

DST

Figure 2 Digital Audio Data Timing – Master Mode

Test Conditions

PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25

oC, fs = 48kHz, MCLK = 256fs unless stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

LRCLK propagation delay from

BCLK falling edge

tDL

DOUT propagation delay from

BCLK falling edge

tDDA

DIN setup time to BCLK rising

edge

tDST

DIN hold time from BCLK rising

edge

tDHT

Table 2 Digital Audio Data Timing – Master Mode

WM8804 数据表(PDF) 7 Page - Wolfson Microelectronics plc

WM8804 数据表(HTML) 7 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载