CS4525 datasheet(91/98 Pages) CIRRUS

91 / 98 page

DS726PP1

CS4525

cleared, the SRCLock condition is masked, meaning that its occurrence will not affect the INT pin. How-

ever, the SRCLock and SRCLockSt bits will continue to reflect the lock status of the SRC.

9.20.6 Mask for ADC Overflow (ADCOvflM)

Default = 0

Function:

This bit serves as a mask for the ADC overflow interrupt source. If this bit is set, the ADCOvfl interrupt is

unmasked, meaning that if the ADCOvfl bit is set, the INT pin will go active. If the ADCOvflM bit is cleared,

the ADCOvfl condition is masked, meaning that its occurrence will not affect the INT pin. However, the

ADCOvfl and ADCOvflSt bits will continue to reflect the overflow state of the ADC.

9.20.7 Mask for Channel X and Sub Overflow (ChOvflM)

Default = 0

Function:

This bit serves as a mask for the channel 1, 2, and Sub overflow interrupt source. If this bit is set, the ChO-

vfl interrupt is unmasked, meaning that if the ChOvfl bit is set, the INT pin will go active. If the ChOvflM bit

is cleared, the ChOvfl condition is masked, meaning that its occurrence will not affect the INT pin. How-

ever, the ChOvfl, ChXOvflSt, and SubOvflSt bits will continue to reflect the overflow state of the individual

channels.

9.20.8 Mask for Amplifier Error (AmpErrM)

Default = 0

Function:

This bit serves as a mask for the amplifier error interrupt sources. If this bit is set, the AmpErr interrupt is

unmasked, meaning that if the AmpErr bit is set, the INT pin will go active. If the AmpErrM bit is cleared,

the AmpErr condition is masked, meaning that its occurrence will not affect the INT pin. However, the Am-

pErr and the amplifier error bits in the amplifier error status register will continue to reflect the status of the

amplifier error conditions.

SRCLockM Setting

SRCLock INT Pin Mask State

0 ..........................................SRCLock condition masked.

1 ..........................................SRCLock condition un-masked.

ADCOvflM Setting

ADCOvfl INT Pin Mask State

0 ..........................................ADCOvfl condition masked.

1 ..........................................ADCOvfl condition un-masked.

ChOvflM Setting

ChOvfl INT Pin Mask State

0 ..........................................ChOvfl condition masked.

1 ..........................................ChOvfl condition un-masked.

AmpErrM Setting

AmpErr INT Pin Mask State

0 ..........................................AmpErr condition masked.

1 ..........................................AmpErr condition un-masked.

CS4525 数据表(PDF) 91 Page - Cirrus Logic

CS4525 数据表(HTML) 91 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表下载

链接网址

CS4525 数据表(PDF) 91 Page - Cirrus Logic

CS4525 数据表(HTML) 91 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表 下载

链接网址

数据表下载