CS4525 datasheet(21/98 Pages) CIRRUS

21 / 98 page

DS726PP1

CS4525

SERIAL AUDIO INPUT PORT SWITCHING SPECIFICATIONS

AGND = DGND = PGND = 0 V; TA = 25°C; VD = 3.3 V; Inputs: Logic 0 = DGND; Logic 1 = VD.

Notes:

8. FCLK is the frequency of the crystal connected to the XTI/XTO pins or the input SYS_CLK signal.

9. Nbits is the number of bits per sample of the serial digital input.

10. After powering up the CS4525, RST should be held low until the power supplies and clocks are stable.

Parameters

Symbol

Min

Nominal

Max

Units

Supported Input Sample Rates

FSI

28.5

39.5

86.4

44.1

35.2

52.8

105.6

kHz

LRCK Duty Cycle

SCLK Frequency

(Note 8),(Note 9)

1/tp

FSI*2*Nbits

-FCLK/3

SCLK Duty Cycle

LRCK Setup Time Before SCLK Rising Edge

ts(LK-SK)

SDIN Setup Time Before SCLK Rising Edge

ts(SD-SK)

SDIN Hold Time After SCLK Rising Edge

RST pin Low Pulse Width

(Note 10)

s(SD-SK)

MSB

MSB-1

LRCK

SCLK

SDIN

s(LK-SK)

Figure 7. Serial Audio Input Port Timing

CS4525 数据表(PDF) 21 Page - Cirrus Logic

CS4525 数据表(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表下载