PXAS33KBBE datasheet(39/52 Pages) PHILIPS

39 / 52 page

Philips Semiconductors

Preliminary specification

XA-S3

XA 16-bit microcontroller

32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),

I2C, 2 UARTs, 16 MB address range

2000 Dec 01

AC ELECTRICAL CHARACTERISTICS (5 V RANGE) (continued)

This set of parameters is referenced to the XA-S3 clock output.

SYMBOL

FIGURE

PARAMETER

LIMITS

UNIT

SYMBOL

FIGURE

PARAMETER

MIN

MAX

UNIT

Address Cycle

tCHLH

CLKOUT rising edge to ALE rising edge

–

tCLLL

CLKOUT falling edge to ALE falling edge

–

tCHAV

CLKOUT rising edge to address valid

–

tCHAX

CLKOUT rising edge to address changing (hold time)

–

Code Read Cycle

tCHPL

CLKOUT rising edge to PSEN asserted

–

tCHPH

CLKOUT rising edge to PSEN de-asserted

–

tIVCH

Instruction valid to CLKOUT rising edge (setup time)

–

tCHIX

CLKOUT rising edge to instruction changing (hold time)

–

tCHIZ

CLKOUT rising edge to Bus 3-State (code read)

–

tC–8

Data Read Cycle

tCHRL

CLKOUT rising edge to RD asserted

–

tCHRH

CLKOUT rising edge to RD de-asserted

–

tDVCH

Data valid to CLKOUT rising edge (setup time)

–

tCHDX

CLKOUT rising edge to Data changing (hold time)

–

tCHDZ

CLKOUT rising edge to Bus 3-State (data read)

–

tC–8

Data Write Cycle

tCHWL

CLKOUT falling edge to WR asserted

–

tCHWH

CLKOUT rising edge to WR de-asserted

–

tQVCH

Data valid to CLKOUT rising edge (setup time)

–

tCHQX

CLKOUT rising edge to Data changing (hold time)

–

Wait Input

tCHWTH

WAIT valid prior to CLKOUT rising edge8

NOTES ON PAGE 41.

PXAS33KBBE 数据表(PDF) 39 Page - NXP Semiconductors

PXAS33KBBE 数据表(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载