数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8421 数据表(PDF) 24 Page - Cirrus Logic

部件名 CS8421
功能描述  32-bit, 192 kHz Asynchronous Sample Rate Converter
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8421 数据表(HTML) 24 Page - Cirrus Logic

Back Button CS8421 Datasheet HTML 20Page - Cirrus Logic CS8421 Datasheet HTML 21Page - Cirrus Logic CS8421 Datasheet HTML 22Page - Cirrus Logic CS8421 Datasheet HTML 23Page - Cirrus Logic CS8421 Datasheet HTML 24Page - Cirrus Logic CS8421 Datasheet HTML 25Page - Cirrus Logic CS8421 Datasheet HTML 26Page - Cirrus Logic CS8421 Datasheet HTML 27Page - Cirrus Logic CS8421 Datasheet HTML 28Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 38 page
background image
24
DS641F1
CS8421
4.5
Reset, Power-Down, and Start-Up
When RST is low, the CS8421 enters a low-power mode, all internal states are reset, and the outputs are
disabled. After RST transitions from low to high, the part senses the resistor value on the configuration pins
(MS_SEL, SAIF, and SAOF) and sets the appropriate mode of operation. After the mode has been set (ap-
proximately 4
µs), the part is set to normal operation and all outputs are functional.
4.6
Power Supply, Grounding, and PCB Layout
The CS8421 operates from a VD = +2.5 V and VL = +3.3 V or +5.0 V supply. These supplies may be set
independently. Follow normal supply decoupling practices; see Figure 6.
Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decou-
pling capacitors are recommended. Decoupling capacitors should be mounted on the same side of the
board as the CS8421 to minimize inductance effects, and all decoupling capacitors should be as close to
the CS8421 as possible. The pin of the configuration resistors not connected to MS_SEL, SAIF, and SAOF
should be connected as close as possible to VL or GND.
ILRCK
ISCLK
SDIN
OLRCK
OSCLK
SDOUT
TDM_IN
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
Output
Clock
Source
LRCK
SCLK
OLRCK
OSCLK
SDOUT
PCM Source 2
OLRCK
OSCLK
SDOUT
PCM Source 1
CS84211
Slave
CS84212
Slave
LRCK
SCLK
SDIN
DSP
Slave
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
CS84213
Slave
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
CS84214
Slave
OLRCK
OSCLK
SDOUT
PCM Source 3
OLRCK
OSCLK
SDOUT
PCM Source 4
Figure 13. TDM Mode Configuration (All CS8421 Outputs are Slave)
ILRCK
ISCLK
SDIN
OLRCK
OSCLK
SDOUT
TDM_IN
CS84211
OLRCK
OSCLK
SDOUT
PCM Source 2
OLRCK
OSCLK
SDOUT
PCM Source 1
Master
LRCK
SCLK
SDIN
DSP
Slave
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
CS84214
Slave
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
CS84212
Slave
OLRCK
OSCLK
SDOUT
TDM_IN
ILRCK
ISCLK
SDIN
CS84213
Slave
OLRCK
OSCLK
SDOUT
PCM Source 3
OLRCK
OSCLK
SDOUT
PCM Source 4
Figure 14. TDM Mode Configuration (First CS8421 Output is Master, All Others are Slave)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com