数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42438 数据表(PDF) 33 Page - Cirrus Logic

部件名 CS42438
功能描述  108 dB, 192 kHz 6-in, 8-out TDM CODEC
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42438 数据表(HTML) 33 Page - Cirrus Logic

Back Button CS42438 Datasheet HTML 29Page - Cirrus Logic CS42438 Datasheet HTML 30Page - Cirrus Logic CS42438 Datasheet HTML 31Page - Cirrus Logic CS42438 Datasheet HTML 32Page - Cirrus Logic CS42438 Datasheet HTML 33Page - Cirrus Logic CS42438 Datasheet HTML 34Page - Cirrus Logic CS42438 Datasheet HTML 35Page - Cirrus Logic CS42438 Datasheet HTML 36Page - Cirrus Logic CS42438 Datasheet HTML 37Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 62 page
background image
DS646F1
33
CS42438
5.4
System Clocking
The CODEC serial audio interface ports operate as a slave andaccept externally generated clocks.
The CODEC requires external generation of the master clock (MCLK). The frequency of this clock must be
an integer multiple of, and synchronous with, the system sample rate, Fs.
5.4.1
Hardware Mode
The allowable ratios include 256Fs and 512Fs in Single-Speed Mode and 256Fs in Double-Speed Mode.
The frequency of MCLK must be specified using the MFREQ (pin 3). See Table 5 for the required frequen-
cy range.
5.4.2
Software Mode
The frequency range of MCLK must be specified using the MFREQ bits in register “MCLK Frequency
(MFREQ[2:0])” on page 43.
5.5
CODEC Digital Interface
The ADC and DAC serial ports operate as a slave and support the TDM digital interface formats with varying
bit depths from 16 to 32 as shown in . Data is clocked out of the ADC on the falling edge of SCLK and
clocked into the DAC on the rising edge.
TDM is the only interface supported in Hardware and Software Mode.
5.5.1
TDM
TDM data is received most significant bit (MSB) first, on the second rising edge of the SCLK occurring
after a an
FS rising edge. All data is valid on the rising edge of SCLK. The AIN1 MSB is transmitted early,
but is guaranteed valid for a specified time after SCLK rises. All other bits are transmitted on the falling
edge of SCLK. Each time slot is 32 bits wide, with the valid data sample left ‘justified within the time slot.
Valid data lengths are 16, 18, 20, or 24.
SCLK must operate at 256Fs.
FS identifies the start of a new frame and is equal to the sample rate, Fs.
Ratio (xFs)
MFREQ
Description
SSM
DSM
QSM
0
1.5360 MHz to 12.8000 MHz
256
N/A
N/A
1
2.0480 MHz to 25.6000 MHz
512
256
N/A
Table 5. MCLK Frequency Settings
Gain
dB
-10dB
0dB
Frequency
T2 = 15 µs
T1=50 µs
F1
F2
3.183kHz
10.61kHz
Figure 13. De-Emphasis Curve



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com