数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS9DB102 数据表(PDF) 2 Page - Integrated Device Technology

部件名 ICS9DB102
功能描述  2 Output PCI Express Buffer with CLKREQ Function
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IDT [Integrated Device Technology]
网页  http://www.idt.com
标志 IDT - Integrated Device Technology

ICS9DB102 数据表(HTML) 2 Page - Integrated Device Technology

  ICS9DB102 Datasheet HTML 1Page - Integrated Device Technology ICS9DB102 Datasheet HTML 2Page - Integrated Device Technology ICS9DB102 Datasheet HTML 3Page - Integrated Device Technology ICS9DB102 Datasheet HTML 4Page - Integrated Device Technology ICS9DB102 Datasheet HTML 5Page - Integrated Device Technology ICS9DB102 Datasheet HTML 6Page - Integrated Device Technology ICS9DB102 Datasheet HTML 7Page - Integrated Device Technology ICS9DB102 Datasheet HTML 8Page - Integrated Device Technology ICS9DB102 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
IDTTM/ICSTM
2 Output Express* Buffer with CLKREQ# Function
ICS9DB102
REV F 08/06/07
ICS9DB102
2 Output PCI Express* Buffer with CLKREQ# Function
2
Pin Configuration
PLL_BW 1
20 VDDA
CLK_INT 2
19 GNDA
CLK_INC 3
18 IREF
**CLKREQ0# 417 **CLKREQ1#
VDD 516 VDD
GND 6
15 GND
PCIEXT0 714 PCIEXT1
PCIEXC0 813 PCIEXC1
VDD 912 VDD
SMBDAT 10
11 SMBCLK
Note: Pins preceeded by '**' have internal
120K ohm pull down resistors
20-pin SSOP & TSSOP
VDD
GND
5,9,12,16
6,15
PCI Express Outputs
96
SMBUS
20
19
IREF
20
19
Analog VDD & GND for PLL core
Description
Pin Number
Power Groups
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
PLL_BW
INPUT
3.3V input for selecting PLL Band Width
0 = low, 1= high
2
CLK_INT
INPUT
"True" reference clock input.
3
CLK_INC
INPUT
"Complementary" reference clock input.
4
**CLKREQ0#
INPUT
Output enable for SRC/PCI Express output pair '0'
0 = enabled, 1 = tri-stated
5
VDD
POWER
Power supply, nominal 3.3V
6
GND
POWER
Ground pin.
7
PCIEXT0
OUTPUT
True clock of differential PCI_Express pair.
8
PCIEXC0
OUTPUT
Complement clock of differential PCI_Express pair.
9
VDD
POWER
Power supply, nominal 3.3V
10
SMBDAT
I/O
Data pin of SMBUS circuitry, 5V tolerant
11
SMBCLK
INPUT
Clock pin of SMBUS circuitry, 5V tolerant
12
VDD
POWER
Power supply, nominal 3.3V
13
PCIEXC1
OUTPUT
Complement clock of differential PCI_Express pair.
14
PCIEXT1
OUTPUT
True clock of differential PCI_Express pair.
15
GND
POWER
Ground pin.
16
VDD
POWER
Power supply, nominal 3.3V
17
**CLKREQ1#
INPUT
Output enable for SRC/PCI Express output pair '1'
0 = enabled, 1 = tri-stated
18
IREF
OUTPUT
This pin establishes the reference current for the differential current-
mode output pairs. This pin requires a fixed precision resistor tied to
ground in order to establish the appropriate current. 475 ohms is the
standard value.
19
GNDA
POWER
Ground pin for the PLL core.
20
VDDA
POWER
3.3V power for the PLL core.
Pins preceeded by '**' have internal 120K ohm pull down resistors
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com