| 数据搜索系统,热门电子元器件搜索 |
|
ST72321 数据表(PDF) 152 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72321 数据表(HTML) 152 Page - STMicroelectronics |
|
152 / 189 page ![]() ST72321 152/189 12.6 MEMORY CHARACTERISTICS 12.6.1 RAM and Hardware Registers 12.6.2 FLASH Memory Notes: 1. Minimum VDD supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware reg- isters (only in HALT mode). Not tested in production. 2. Data based on characterization results, not tested in production. 3. VPP must be applied only during the programming or erasing operation and not permanently for reliability reasons. 4. Data based on simulation results, not tested in production. Warning: Do not connect 12V to VPP before VDD is powered on, as this may damage the device. Symbol Parameter Conditions Min Typ Max Unit VRM Data retention mode 1) HALT mode (or RESET) 1.6 V DUAL VOLTAGE HDFLASH MEMORY Symbol Parameter Conditions Min 2) Typ Max 2) Unit fCPU Operating frequency Read mode 0 8 MHz Write / Erase mode 1 8 VPP Programming voltage 3) 4.5V ≤ V DD ≤ 5.5V 11.4 12.6 V IDD Supply current4) RUN mode (fCPU = 4MHz) 3 mA Write / Erase 0 Power down mode / HALT 1 10 µA IPP VPP current 4) Read (VPP=12V) 200 Write / Erase 30 mA tVPP Internal VPP stabilization time 10 µs tRET Data retention TA=55°C 20 years NRW Write erase cycles TA=25°C 100 cycles TPROG TERASE Programming or erasing tempera- ture range -40 25 85 °C |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |