| 数据搜索系统,热门电子元器件搜索 |
|
LT7184SRVPBF 数据表(PDF) 40 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LT7184SRVPBF 数据表(HTML) 40 Page - Analog Devices |
|
40 / 52 page ![]() Data Sheet LT7184S analog.com Rev. 0 40 of 52 Figure 41. LTPowerPlay GUI Board Layout Considerations Note that large, switched currents flow between the LT7184S PVIN and PGND pins and the input capacitors. The loops formed by the input capacitors should be made as small as possible by placing them adjacent to the PVIN and PGND (or SGND) pins. The input capacitors, inductors, and output capacitors should be placed on the same side of the circuit board. And their connections should be made on the same layer. Place a local, unbroken ground plane under the application circuit on the next layer closest to the surface layer that contains the LT7184S and the PVIN capacitors, the inductor, and the output and boost caps. SGND should be connected to PCB ground at exactly one point adjacent to the SGND pin; SGND and PGND are connected within the LT7184S package. The SW and BOOST nodes should be made as small as possible, while SW metal should be designed to support the full load current. Add extra spacing from adjacent GND or other signal nodes to SW and BOOST to reduce capacitance. For more details and PCB design files, refer to the LT7184S PMBus/I2C Reference Manual. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |