MB90F482 datasheet(32/120 Pages) FUJITSU

32 / 120 page

MB90480/485 Series

(Continued)

× : Interrupt request flag is not cleared by the interrupt clear signal.

: Interrupt request flag is cleared by the interrupt clear signal.

: Interrupt request flag is cleared by the interrupt clear signal (stop request present) .

*1 : The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.

*2 : When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR : INTE

= 1) to disable

(TMCSR : INTE

= 0) , disable the interrupt in the interrupt control register (ICR12 : IL2 to 0 : 111B) , then set

the INTE bit to 0.

Note : If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request

flags at the EI2OS/

µDMAC interrupt clear signal. Therefore if either of the two sources uses the EI2OS/

µDMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corre-

sponding resource should be set to “0” and interrupt requests from that resource should be handled by

software polling.

Interrupt source

Clear of

EI2OS

µDMAC

channel

number

Interrupt vector

Interrupt control register

Number

Address

Number

Address

I2C interface

(MB90485 series only)

#39

FFFF60H

ICR14

0000BEH

A/D conversion

#40

FFFF5CH

Flash write/erase,

timebase timer, watch timer *1

#41

FFFF58H

ICR15

0000BFH

Delay interrupt generator

module

#42

FFFF54H

MB90F482 数据表(PDF) 32 Page - fujitsu semiconductor

MB90F482 数据表(HTML) 32 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载