数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AEN...Q1 数据表(PDF) 122 Page - Texas Instruments

部件名 TDA4AEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 122 Page - Texas Instruments

Back Button TDA4AEN...Q1 Datasheet HTML 118Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 119Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 120Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 121Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 122Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 123Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 124Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 125Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 126Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 236 page
background image
6.9.5 Peripherals
6.9.5.1 ATL
The device contains ATL module that can be used for asynchronous sample rate conversion of audio. The ATL
calculates the error between two time bases, such as audio syncs, and optionally generates an averaged clock
using cycle stealing via software.
Note
For more information about ATL, see Audio Tracking Logic (ATL) section in Peripherals chapter in the
device TRM.
Table 6-27 represents ATL timing conditions.
Table 6-27. ATL Timing Conditions
PARAMETER
MODE
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
External reference CLK
0.5
5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
Internal reference CLK
1
10
pF
Section 6.9.5.1.1, Section 6.9.5.1.2, Section 6.9.5.1.3, and Section 6.9.5.1.4 present timing requirements and
switching characteristics for ATL.
6.9.5.1.1 ATL_PCLK Timing Requirements
NO.
PARAMETER
MODE
MIN
MAX UNIT
D1
tc(pclk)
Cycle time, ATL_PCLK
External reference
CLK
5
ns
D2
tw(pclkL)
Pulse Duration, ATL_PCLK low
External reference
CLK
0.45 × M(1) + 2.5
ns
D3
tw(pclkH)
Pulse Duration, ATL_PCLK high
External reference
CLK
0.45 × M(1) + 2.5
ns
(1)
M = ATL_CLK[x] period
6.9.5.1.2 ATL_AWS[x] Timing Requirements
NO.
MODE
MIN
MAX UNIT
D4
tc(aws)
Cycle Time, ATL_AWS[x](3)
External reference
CLK
2 × M(1)
ns
D5
tw(awsL)
Pulse Duration, ATL_AWS[x](3) low
External reference
CLK
0.45 × A(2) + 2.5
ns
D6
tw(awsH)
Pulse Duration, ATL_AWS[x](3) high
External reference
CLK
0.45 × A(2) + 2.5
ns
(1)
M = ATL_CLK[x] period
(2)
A = ATL_AWS[x] period
(3)
x = 0 to 3
6.9.5.1.3 ATL_BWS[x] Timing Requirements
NO.
MODE
MIN
MAX UNIT
D7
tc(bws)
Cycle Time, ATL_BWS[x](3)
External reference
clock
2 × M(1)
ns
D8
tw(bwsL)
Pulse Duration, ATL_BWS[x] low(3)
External reference
clock
0.45 × B(2) + 2.5
ns
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
www.ti.com
122
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com