数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AEN...Q1 数据表(PDF) 123 Page - Texas Instruments

部件名 TDA4AEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 123 Page - Texas Instruments

Back Button TDA4AEN...Q1 Datasheet HTML 119Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 120Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 121Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 122Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 123Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 124Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 125Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 126Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 127Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 236 page
background image
NO.
MODE
MIN
MAX UNIT
D9
tw(bwsH)
Pulse Duration, ATL_BWS[x] high(3)
External reference
clock
0.45 × B(2) + 2.5
ns
(1)
M = ATL_CLK[x] period
(2)
B = ATL_BWS[x] period
(3)
x = 0 to 3
6.9.5.1.4 ATCLK[x] Switching Characteristics
NO.
PARAMETER
MODE
MIN
MAX UNIT
D10 tc(atclk)
Cycle time, ATCLK[x](3)
Internal reference
CLK
20
ns
D11 tw(atclkL)
Pulse Duration, ATCLK[x] low(3)
Internal reference
CLK
0.45 × P(2) - M(1) - 0.3
ns
D12 tw(atclkH)
Pulse Duration, ATCLK[x] high(3)
Internal reference
CLK
0.45 × P(2) - M(1) - 0.3
ns
(1)
M = ATL_CLK[x] period
(2)
P = ATCLK[x] period
(3)
x = 0 to 3
ATCLK[x]
D12
D11
D10
atl_01
Figure 6-26. ATCLK[x] Timing
6.9.5.2 CPSW3G
For more details about features and additional description information on the device Gigabit Ethernet MAC, see
the corresponding subsections within Signal Descriptions and Detailed Description sections.
6.9.5.2.1 CPSW3G MDIO Timing
Table 6-28, Table 6-29, Table 6-30, and Figure 6-27 present timing conditions, timing requirements, and
switching characteristics for CPSW3G MDIO.
Table 6-28. CPSW3G MDIO Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
10
470
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Delay)
Propagation delay of each trace
0
5
ns
td(Trace Mismatch Delay)
Propagation delay mismatch across all traces
1
ns
Table 6-29. CPSW3G MDIO Timing Requirements
see Figure 6-27
NO.
PARAMETER
MIN
MAX
UNIT
MDIO1 tsu(MDIO_MDC)
Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high
45
ns
MDIO2 th(MDC_MDIO)
Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high
0
ns
www.ti.com
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
123
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com