数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AEN...Q1 数据表(PDF) 179 Page - Texas Instruments

部件名 TDA4AEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 179 Page - Texas Instruments

Back Button TDA4AEN...Q1 Datasheet HTML 175Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 176Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 177Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 178Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 179Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 180Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 181Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 182Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 183Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 236 page
background image
6.9.5.18.1.2 High Speed SDR Mode
Table 6-85, Figure 6-70, Table 6-86, and Figure 6-71 present timing requirements and switching characteristics
for MMC0 – High Speed SDR Mode.
Table 6-85. MMC0 Timing Requirements – High Speed SDR Mode
see Figure 6-70
NO.
IO
Operating
Voltage
MIN
MAX
UNIT
HSSDR1
tsu(cmdV-clkH)
Setup time, MMC0_CMD valid before MMC0_CLK rising edge
1.8V
2.15
ns
3.3V
2.24
ns
HSSDR2
th(clkH-cmdV)
Hold time, MMC0_CMD valid after MMC0_CLK rising edge
1.8V
1.27
ns
3.3V
1.66
ns
HSSDR3
tsu(dV-clkH)
Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge
1.8V
2.15
ns
3.3V
2.24
ns
HSSDR4
th(clkH-dV)
Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge
1.8V
1.27
ns
3.3V
1.66
ns
Figure 6-70. MMC0 – High Speed SDR Mode – Receive Mode
Table 6-86. MMC0 Switching Characteristics – High Speed SDR Mode
see Figure 6-71
NO.
PARAMETER
IO
Operating
Voltage
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC0_CLK
50
MHz
HSSDR5
tc(clk)
Cycle time, MMC0_CLK
20
ns
HSSDR6
tw(clkH)
Pulse duration, MMC0_CLK high
9.2
ns
HSSDR7
tw(clkL)
Pulse duration, MMC0_CLK low
9.2
ns
HSSDR8
td(clkL-cmdV)
Delay time, MMC0_CLK falling edge to MMC0_CMD transition
1.8V
-1.55
3.05
ns
3.3V
-1.8
2.2
ns
HSSDR9
td(clkL-dV)
Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition
1.8V
-1.55
3.05
ns
3.3V
-1.8
2.2
ns
Figure 6-71. MMC0 – High Speed SDR Mode – Transmit Mode
www.ti.com
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
179
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com