数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC1109BSTR 数据表(PDF) 9 Page - Semtech Corporation

部件名 SC1109BSTR
功能描述  Synchronous PWM Controller with Dual Low Dropout Regulator Controllers
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SEMTECH [Semtech Corporation]
网页  http://www.semtech.com
标志 SEMTECH - Semtech Corporation

SC1109BSTR 数据表(HTML) 9 Page - Semtech Corporation

Back Button SC1109BSTR Datasheet HTML 5Page - Semtech Corporation SC1109BSTR Datasheet HTML 6Page - Semtech Corporation SC1109BSTR Datasheet HTML 7Page - Semtech Corporation SC1109BSTR Datasheet HTML 8Page - Semtech Corporation SC1109BSTR Datasheet HTML 9Page - Semtech Corporation SC1109BSTR Datasheet HTML 10Page - Semtech Corporation SC1109BSTR Datasheet HTML 11Page - Semtech Corporation SC1109BSTR Datasheet HTML 12Page - Semtech Corporation SC1109BSTR Datasheet HTML 13Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
9
 2004 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1109
4) The Output Capacitor(s) (Cout) should be located as
close to the load as possible, fast transient load cur-
rents sre supplied by Cout only, and connections between
Cout and the load must be short, wide copper areas to
minimize inductance and resistance.
5) The SC1109 is best placed over a quiet ground plane
area, avoid pulse currents in the Cin, Q1, Q2 loop flowing
in this area. GND should be returned to the ground plane
close to the package and close to the ground side of
(one of) the output capacitor(s). If this is not possible,
the GND pin may be connected to the ground path be-
tween the Output Capacitor(s) and the Cin, Q1, Q2 loop.
Under no circumstances should GND be returned to a
ground inside the Cin, Q1, Q2 loop.
Vout
5V
+
+
Application Information (Cont.)
6) BST for the SC1109 should be supplied from the 12V
supply, the BST pin should be decoupled directly to GND
by a 0.1mF ceramic capacitor, trace lengths should be as
short as possible. If a 12V supply is not available, a classi-
cal boot strap method could be implemented to achieve
the upper MOSFETs gate drive.
7) The Phase connection should be short .
8) Ideally, the grounds for the two LDO sections should
be returned to the ground side of (one of) the output
capacitor(s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com