数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC1480AEVB 数据表(PDF) 7 Page - Semtech Corporation

部件名 SC1480AEVB
功能描述  DDR and DDR Memory VTT power Supply Controller
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SEMTECH [Semtech Corporation]
网页  http://www.semtech.com
标志 SEMTECH - Semtech Corporation

SC1480AEVB 数据表(HTML) 7 Page - Semtech Corporation

Back Button SC1480AEVB Datasheet HTML 3Page - Semtech Corporation SC1480AEVB Datasheet HTML 4Page - Semtech Corporation SC1480AEVB Datasheet HTML 5Page - Semtech Corporation SC1480AEVB Datasheet HTML 6Page - Semtech Corporation SC1480AEVB Datasheet HTML 7Page - Semtech Corporation SC1480AEVB Datasheet HTML 8Page - Semtech Corporation SC1480AEVB Datasheet HTML 9Page - Semtech Corporation SC1480AEVB Datasheet HTML 10Page - Semtech Corporation SC1480AEVB Datasheet HTML 11Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
7
 2003 Semtech Corp.
www.semtech.com
SC1480A
POWER MANAGEMENT
Applications Information
+5V Bias Supplies
The SC1480A requires an external +5V bias supply in
addition to the battery. If stand-alone capability is
required, the +5V supply can be generated with an
external linear regulator such as the Semtech LP2951.
.or optimal operation, the controller has its own ground
reference, VSSA, which should be tied by a single trace
to PGND at the negative terminal of the output
capacitor (see Layout Guidelines). All external components
referenced to VSSA in the Typical Applications Circuit on
Page 1 should be connected to VSSA. The supply
decoupling capacitor should be tied directly between the
VCCA and VSSA pins. A 10Ω resistor should be used to
decouple VCCA from the main 5V supply, which may or
may not be the same 5V supply that powers VDDP. PGND
can then be a separate plane which is not used for
routing traces. All PGND connections are connected
directly to the ground plane with special
attention given to avoiding indirect connections which
may create ground loops. As mentioned above, VSSA
must be connected to the PGND plane at the negative
terminal of the output capacitor(s) only. The VDDP input
provides power to the upper and lower gate drivers. A
decoupling capacitor is required. No series resistor
between VDDP and 5V is required. See layout guidelines
for more details.
Pseudo-fixed .requency Constant On-Time PWM
Controller
The PWM control architecture consists of a constant on-
time, pseudo fixed frequency PWM controller (see .igure
1, SC1480A Block Diagram). The output ripple voltage
developed across the output filter capacitor’s ESR
provides the PWM ramp signal eliminating the need for a
current sense resistor. The high-side switch on-time is
determined by a one-shot whose period is directly
proportional to output voltage and inversely proportional
to input voltage. A second one-shot sets the minimum
off-time which is typically 400ns.
On-Time One-Shot (t
ON)
The on-time one-shot comparator has two inputs. One
input looks at the output voltage, while the other input
samples the input voltage and converts it to a current.
This input voltage-proportional current is used to charge
an internal on-time capacitor. The on-time is the time
required for the voltage on this capacitor to charge from
zero volts to VOUT, thereby making the on-time of the
high-side switch directly proportional to output voltage
and inversely proportional to input voltage. This
implementation results in a nearly constant switching
frequency without the need for a clock generator.
.or VOUT < 3.3V:
ns
50
V
V
)
10
x
37
R
(
10
x
3
.
3
t
BAT
OUT
3
TON
12
ON
+


+
=
R
TON is a resistor connected from the input supply (VBAT)
to the TON pin. Due to the high impedance of this
resistor, the TON pin should always be bypassed to VSSA
using a 1n. ceramic capacitor.
Enabling
RE.IN enables the RE.OUT buffered reference
(assuming VCCA is present) and VDDP enables the VTT
output (assuming VCCA and RE.IN are present). It is usual
to use a resistor divider from VDDQ to generate RE.IN,
so if VDDQ is not present, neither RE.OUT nor VTT will be
present. .or S3 mode, VDDP may be removed, disabling
VTT but leaving RE.OUT present.
Current Limit Circuit
Current limiting of the SC1480A can be accomplished in
two ways. The on-state resistance of the low-side
MOS.ETs can be used as the current sensing element
or sense resistors in series with the low-side sources
can be used if greater accuracy is desired. R
DS(ON)
sensing is more efficient and less expensive. In both
cases, the R
ILIM resistors between the ILIM pin and LX pin
set the over current threshold. This resistor R
ILIM is
connected to a 10µA current source within the SC1480A
which is turned on when the low side MOS.ET turns on.
When the voltage drop across the sense resistor or low
side MOS.ET equals the voltage across the RILIM resisor,
positive current limit will activate. The high side MOS.ET
will not be turned on until the voltage drop across the
sense element (resistor or MOS.ET) falls below the
voltage across the R
ILIM resistor. In an extreme over-
current situation, the top MOS.ET will never turn back
on and eventually the part will latch off due to output
undervoltage (see Output Undervoltage Protection).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com