13

 2005 Semtech Corp.

www.semtech.com

SC4607

POWER MANAGEMENT

2

1

1

2

1

1

P

C

C

R

C

C

⋅

⋅

+

=

ω

9

8

2

P

C

R

1

⋅

=

ω

After the compensation, the converter will have the fol-

lowing loop gain:

C

L

s

R

L

s

1

C

R

1

s

1

s

1

s

1

s

1

s

1

s

V

V

1

)

s

(

G

)

s

(

G

G

)

s

(

T

1

2

1

4

C

2

P

2

Z

1

P

1

Z

I

I

M

VD

COMP

PWM

+

+

⋅

+

⋅

ω

+

⋅

ω

+

⋅

ω

+

ω

+

⋅

⋅

ω

⋅

=

⋅

⋅

=

Where:

G

V

The design guidelines for the SC4607 applications are

as following:

1. Set the loop gain crossover corner frequency

ω

C

for given switching corner frequency

ω

2. Place an integrator at the origin to increase DC

and low frequency gains.

3. Select

ω

ω

-20dB/dec rate to go across the 0dB line for

obtaining a wide bandwidth.

4. Cancel the zero from C

pole

ω

5. Place a high frequency compensator pole

ωp

=

πf

ing ripple and high frequency noise with the adequate

phase lag at

ω

The compensated loop gain will be as given in Figure 6:

-20dB/dec

0dB

Gvd

T(s)

ω

z1

ω

o

ω

c

ω

ESR

ω

p2

Loop gain T(s)

Power stage

-40dB/dec

-20dB/dec

0dB

Gvd

T(s)

ω

z1

ω

o

ω

c

ω

ESR

ω

p2

Loop gain T(s)

Power stage

-40dB/dec

Figure 6. Asymptotic diagrams of power stage and its

loop gain.

Application Information (Cont.)

Layout Guidelines:

In order to achieve optimal electrical, thermal and noise

performance for high frequency converters, special at-

tention must be paid to the PCB layouts. The goal of lay-

out optimization is to identify the high di/dt loops and

minimize them. The following guideline should be used to

ensure proper functions of the converters.

1. A ground plane is recommended to minimize noises

and copper losses, and maximize heat dissipation.

2. Start the PCB layout by placing the power compo-

nents first. Arrange the power circuit to achieve a

clean power flow route. Put all the connections on

one side of the PCB with wide copper filled areas if

possible.

3. The Vcc bypass capacitor should be placed next to

the Vcc and GND pins.

4. The trace connecting the feedback resistors to the

output should be short, direct and far away from the

noise sources such as switching node and switching

components.

5. Minimize the traces between DRVH/DRVL and the

gates of the MOSFETs to reduce their impedance to

drive the MOSFETs.

6. Minimize the loop including input capacitors, top/bot-

tom MOSFETs. This loop passes high di/dt current.

Make sure the trace width is wide enough to reduce

copper losses in this loop.

7. ISET and PHASE connections to the top MOSFET for

current sensing must use Kelvin connections.

8. Maximize the trace width of the loop connecting the

inductor, bottom MOSFET and the output capacitors.

9. Connect the ground of the feedback divider and the

compensation components directly to the GND pin

of the SC4607 by using a separate ground trace.

Then connect this pin to the ground of the output

capacitor as close as possible