数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR71XF 数据表(PDF) 63 Page - STMicroelectronics

部件名 STR71XF
功能描述  ARM7TDMI??32-bit MCU with Flash, USB, CAN 5 timers, ADC, 10 communications interfaces
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR71XF 数据表(HTML) 63 Page - STMicroelectronics

Back Button STR71XF_07 Datasheet HTML 59Page - STMicroelectronics STR71XF_07 Datasheet HTML 60Page - STMicroelectronics STR71XF_07 Datasheet HTML 61Page - STMicroelectronics STR71XF_07 Datasheet HTML 62Page - STMicroelectronics STR71XF_07 Datasheet HTML 63Page - STMicroelectronics STR71XF_07 Datasheet HTML 64Page - STMicroelectronics STR71XF_07 Datasheet HTML 65Page - STMicroelectronics STR71XF_07 Datasheet HTML 66Page - STMicroelectronics STR71XF_07 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 77 page
background image
STR71xF
Electrical parameters
63/77
BSPI - Buffered Serial Peripheral Interface
Subject to general operating conditions for VDD, TA and fPCLK ,unless otherwise specified.
Refer to I/O port pin characteristics on page 50 for more details on the input/output alternate
function characteristics (SS, SCK, MOSI, MISO).
Table 36.
BSPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master
fPCLK/254
fPCLK/6
5.5
MHz
Slave
0
fPCLK/8
3.3
tr(SCK)
tf(SCK)
SPI clock rise and fall time
capacitive charge
C=50 pF
14
ns
tsu(SS)
(1)
SS setup time
Slave
0
th(SS)
(1)
SS hold time
Slave
0
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master fPCLK=33 MHz,
presc = 6
73
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master
Slave
7
0
th(MI)
1)(2)
th(SI)
1)(2)
Data input hold time
Master
Slave
1xtPCLK
2xtPCLK
th(MI)
(1)
th(SI)
(1)
Data input hold time
Master fPCLK=33 MHz
Slave fPCLK=33 MHz
30
60
ta(SO)
1)(3)
Data output access time
Slave
0
1.5xtPCLK+42
Slave fPCLK=33 MHz
0
87
tdis(SO)
(1)(4)
Data output disable time
Slave
0
42
tv(SO)
(1)(2)
Data output valid time
Slave (after enable edge)
3xtPCLK+45
fPCLK=33 MHz
135
th(SO)
(1)
Data output hold time
Slave (after enable edge)
0
tv(MO)
(1)(2)
Data output valid time
Master (after enable edge)
2xtPCLK+12
fPCLK=33 MHz
72
th(MO)
(1)
Data output hold time
Master (after enable edge)
0
1.
Data based on design simulation and/or characterisation results, not tested in production.
2.
Depends on fPCLK. For example, if fPCLK=8MHz, then tPCLK = 1/fPLCLK =125ns and tv(MO) = 255ns.
3.
Min. time is the minimum time to drive the output and the max. time is the maximum time to validate the data.
4.
Min time is the minimun time to invalidate the output and the max time is the maximum time to put the data in Hi-Z.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com