数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M95128-RMB3TG/P 数据表(PDF) 24 Page - STMicroelectronics

部件名 M95128-RMB3TG/P
功能描述  128 Kbit serial SPI bus EEPROM with high speed clock
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M95128-RMB3TG/P 数据表(HTML) 24 Page - STMicroelectronics

Back Button M95128-RMB3TG/P Datasheet HTML 20Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 21Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 22Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 23Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 24Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 25Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 26Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 27Page - STMicroelectronics M95128-RMB3TG/P Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 44 page
background image
Delivery state
M95128, M95128-W, M95128-R
24/44
6
Delivery state
The device is delivered with the memory array set at all 1s (FFh). The Status Register Write
Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.
7
Connecting to the SPI bus
These devices are fully compatible with the SPI protocol.
All instructions, addresses and input data bytes are shifted in to the device, most significant
bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C)
after Chip Select (S) goes Low.
All output data bytes are shifted out of the device, most significant bit first. The Serial Data
Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction
(such as the Read from Memory Array and Read Status Register instructions) have been
clocked into the device.
Figure 12.
Bus master and memory devices on the SPI bus
1.
The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
Figure 12 shows an example of three memory devices connected to an MCU, on an SPI
bus. Only one memory device is selected at a time, so only one memory device drives the
Serial Data Output (Q) line at a time, the other memory devices are high impedance.
The pull-up resistor R (represented in Figure 12) ensures that a device is not selected if the
bus master leaves the S line in the high impedance state.
AI12304c
Bus master
SPI memory
device
SDO
SDI
SCK
CQD
S
SPI memory
device
CQD
S
SPI memory
device
CQD
S
CS3
CS2 CS1
SPI Interface with
(CPOL, CPHA) =
(0, 0) or (1, 1)
W
HOLD
W
HOLD
W
HOLD
RR
R
VCC
VCC
VCC
VCC
VSS
VSS
VSS
VSS
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com