M95128-RMB3TGSLASHP datasheet(25/44 Pages) STMICROELECTRONICS

25 / 44 page

M95128, M95128-W, M95128-R

Connecting to the SPI bus

25/44

In applications where the bus master might enter a state where all inputs/outputs SPI bus

would be in high impedance at the same time (for example, if the bus master is reset during

the transmission of an instruction), the clock line (C) must be connected to an external pull-

down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low

(while the S line is pulled high): this will ensure that S and C do not become high at the

same time, and so, that the tSHCH requirement is met. The typical value of R is 100 kΩ.

7.1

SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of

the two following modes:

●

CPOL=0, CPHA=0

●

CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and

output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 13, is the clock polarity when the

bus master is in Stand-by mode and not transferring data:

●

C remains at 0 for (CPOL=0, CPHA=0)

●

C remains at 1 for (CPOL=1, CPHA=1)

Figure 13.

SPI modes supported

AI01438B

MSB

CPHA

CPOL

MSB

M95128-RMB3TG/P 数据表(PDF) 25 Page - STMicroelectronics