P912XDP512F0MPVR datasheet(205/1350 Pages) FREESCALE

205 / 1350 page

Chapter 6 XGATE (S12XGATEV2)

MC9S12XDP512 Data Sheet, Rev. 2.17

Freescale Semiconductor

205

Figure 6-22 gives an example of the typical usage of the XGATE hardware semaphores.

Two concurrent threads are running on the system. One is running on the S12X_CPU and the other is

running on the RISC core. They both have a critical section of code that accesses the same system resource.

To guarantee that the system resource is only accessed by one thread at a time, the critical code sequence

must be embedded in a semaphore lock/release sequence as shown.

Figure 6-22. Algorithm for Locking and Releasing Semaphores

6.4.5

Software Error Detection

The XGATE module will immediately terminate program execution after detecting an error condition

caused by erratic application code. There are three error conditions:

•

Execution of an illegal opcode

•

Illegal vector or opcode fetches

•

Illegal load or store accesses

All opcodes which are not listed in section Section 6.8, “Instruction Set” are illegal opcodes. Illegal vector

and opcode fetches as well as illegal load and store accesses are deﬁned on chip level. Refer to the

S12X_MMC Section for a detailed information.

SSEM

XGSEM

≡ %1?

XGSEM

⇒ %0

BCC?

⇒ XGSEMx

CSEM

.........

critical

code

sequence

critical

code

sequence

S12X_CPU

XGATE

P912XDP512F0MPVR 数据表(PDF) 205 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 205 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载