数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P912XDP512F0MPVR 数据表(PDF) 148 Page - Freescale Semiconductor, Inc

部件名 P912XDP512F0MPVR
功能描述  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 148 Page - Freescale Semiconductor, Inc

Back Button P912XDP512F0MPVR Datasheet HTML 144Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 145Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 146Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 147Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 148Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 149Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 150Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 151Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 152Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 1350 page
background image
Chapter 4 Analog-to-Digital Converter (ATD10B16CV4) Block Description
MC9S12XDP512 Data Sheet, Rev. 2.17
148
Freescale Semiconductor
4.3.2.12
ATD Input Enable Register 0 (ATDDIEN0)
Read: Anytime
Write: anytime
4.3.2.13
ATD Input Enable Register 1 (ATDDIEN1)
Read: Anytime
Write: Anytime
76543210
R
IEN15
IEN14
IEN13
IEN12
IEN11
IEN10
IEN9
IEN8
W
Reset
00000000
Figure 4-14. ATD Input Enable Register 0 (ATDDIEN0)
Table 4-23. ATDDIEN0 Field Descriptions
Field
Description
7:0
IEN[15:8]
ATD Digital Input Enable on Channel Bits — This bit controls the digital input buffer from the analog input
pin (ANx) to PTADx data register.
0 Disable digital input buffer to PTADx
1 Enable digital input buffer to PTADx.
Note: Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while
simultaneously using it as an analog port, there is potentially increased power consumption because the
digital input buffer maybe in the linear region.
76543210
R
IEN7
IEN6
IEN5
IEN4
IEN3
IEN2
IEN1
IEN0
W
Reset
00000000
Figure 4-15. ATD Input Enable Register 1 (ATDDIEN1)
Table 4-24. ATDDIEN1 Field Descriptions
Field
Description
7:0
IEN[7:0]
ATD Digital Input Enable on Channel Bits — This bit controls the digital input buffer from the analog input
pin (ANx) to PTADx data register.
0 Disable digital input buffer to PTADx
1 Enable digital input buffer to PTADx.
Note: Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while
simultaneously using it as an analog port, there is potentially increased power consumption because the
digital input buffer maybe in the linear region.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com