数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P912XDP512F0MFVR 数据表(PDF) 274 Page - Freescale Semiconductor, Inc

部件名 P912XDP512F0MFVR
功能描述  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 274 Page - Freescale Semiconductor, Inc

Back Button P912XDP512F0MFVR Datasheet HTML 270Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 271Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 272Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 273Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 274Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 275Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 276Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 277Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 278Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 274 / 1350 page
background image
Chapter 6 XGATE (S12XGATEV2)
MC9S12XDP512 Data Sheet, Rev. 2.17
274
Freescale Semiconductor
Operation
RS1 - RS2 - C
⇒ RD
Subtracts the content of register RS2 and the value of the Carry bit from the content of register RS1 using
binary subtraction and stores the result in the destination register RD. Also the zero flag is carried forward
from the previous operation allowing 32 and more bit subtractions.
Example:
SUB
R6,R4,R2
SBC
R7,R5,R3
; R7:R6 = R5:R4 - R3:R2
BCC
; conditional branch on 32 bit subtraction
CCR Effects
Code and CPU Cycles
SBC
Subtract with Carry
SBC
NZ
V
C
∆∆∆∆
N:
Set if bit 15 of the result is set; cleared otherwise.
Z:
Set if the result is $0000 and Z was set before this operation; cleared otherwise.
V:
Set if a two´s complement overflow resulted from the operation; cleared otherwise.
RS1[15] & RS2[15] & RD[15]new | RS1[15] & RS2[15] & RD[15]new
C:
Set if there is a carry from bit 15 of the result; cleared otherwise.
RS1[15] & RS2[15] | RS1[15] & RD[15]new | RS2[15] & RD[15]new
Source Form
Address
Mode
Machine Code
Cycles
SBC RD, RS1, RS2
TRI
0
0
0
1
1
RD
RS1
RS2
0
1
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com