P912XDP512F0MFVR datasheet(471/1350 Pages) FREESCALE

471 / 1350 page

Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV3)

MC9S12XDP512 Data Sheet, Rev. 2.17

Freescale Semiconductor

471

NOTE

The user is responsible for ensuring that the MSCAN is not active when

initialization mode is entered. The recommended procedure is to bring the

MSCAN into sleep mode (SLPRQ = 1 and SLPAK = 1) before setting the

INITRQ bit in the CANCTL0 register. Otherwise, the abort of an on-going

message can cause an error condition and can impact other CAN bus

devices.

In initialization mode, the MSCAN is stopped. However, interface registers remain accessible. This mode

is used to reset the CANCTL0, CANRFLG, CANRIER, CANTFLG, CANTIER, CANTARQ,

CANTAAK, and CANTBSEL registers to their default values. In addition, the MSCAN enables the

conﬁguration of the CANBTR0, CANBTR1 bit timing registers; CANIDAC; and the CANIDAR,

CANIDMR message ﬁlters. See Section 10.3.2.1, “MSCAN Control Register 0 (CANCTL0),” for a

detailed description of the initialization mode.

Figure 10-47. Initialization Request/Acknowledge Cycle

Due to independent clock domains within the MSCAN, INITRQ must be synchronized to all domains by

using a special handshake mechanism. This handshake causes additional synchronization delay (see

Section Figure 10-47., “Initialization Request/Acknowledge Cycle”).

If there is no message transfer ongoing on the CAN bus, the minimum delay will be two additional bus

clocks and three additional CAN clocks. When all parts of the MSCAN are in initialization mode, the

INITAK ﬂag is set. The application software must use INITAK as a handshake indication for the request

(INITRQ) to go into initialization mode.

NOTE

The CPU cannot clear INITRQ before initialization mode (INITRQ = 1 and

INITAK = 1) is active.

10.4.5.6

MSCAN Power Down Mode

The MSCAN is in power down mode (Table 10-36) when

•

CPU is in stop mode

SYNC

Bus Clock Domain

CAN Clock Domain

CPU

Init Request

INIT

Flag

INITAK

Flag

INITRQ

sync.

INITAK

sync.

INITRQ

INITAK

P912XDP512F0MFVR 数据表(PDF) 471 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 471 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

P912XDP512F0MFVR 数据表(PDF) 471 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 471 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载