数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P912XDP512F0MFVR 数据表(PDF) 559 Page - Freescale Semiconductor, Inc

部件名 P912XDP512F0MFVR
功能描述  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 559 Page - Freescale Semiconductor, Inc

Back Button P912XDP512F0MFVR Datasheet HTML 555Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 556Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 557Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 558Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 559Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 560Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 561Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 562Page - Freescale Semiconductor, Inc P912XDP512F0MFVR Datasheet HTML 563Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 559 / 1350 page
background image
Chapter 14 Voltage Regulator (S12VREG3V3V5)
MC9S12XDP512 Data Sheet, Rev. 2.17
Freescale Semiconductor
559
14.3.2
Register Descriptions
This section describes all the VREG_3V3 registers and their individual bits.
14.3.2.1
HT Control Register (VREGHTCL)
The VREGHTCL is reserved for test purposes. This register should not be written.
14.3.2.2
Control Register (VREGCTRL)
The VREGCTRL register allows the configuration of the VREG_3V3 low-voltage detect features.
76543210
R
00000000
W
Reset
00000000
= Unimplemented or Reserved
Figure 14-2. HT Control Register (VREGHTCL)
76543210
R
00000
LVDS
LVIE
LVIF
W
Reset
00000000
= Unimplemented or Reserved
Figure 14-3. Control Register (VREGCTRL)
Table 14-3. VREGCTRL Field Descriptions
Field
Description
2
LVDS
Low-Voltage Detect Status Bit — This read-only status bit reflects the input voltage. Writes have no effect.
0 Input voltage VDDA is above level VLVID or RPM or shutdown mode.
1 Input voltage VDDA is below level VLVIA and FPM.
1
LVIE
Low-Voltage Interrupt Enable Bit
0 Interrupt request is disabled.
1 Interrupt will be requested whenever LVIF is set.
0
LVIF
Low-Voltage Interrupt Flag — LVIF is set to 1 when LVDS status bit changes. This flag can only be cleared by
writing a 1. Writing a 0 has no effect. If enabled (LVIE = 1), LVIF causes an interrupt request.
0 No change in LVDS bit.
1 LVDS bit has changed.
Note: On entering the reduced power mode the LVIF is not cleared by the VREG_3V3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com