P912XDP512F0MFVR datasheet(830/1350 Pages) FREESCALE

830 / 1350 page

Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)

MC9S12XDP512 Data Sheet, Rev. 2.17

830

Freescale Semiconductor

22.3.2.5

Port C Data Register (PORTC)

Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other

modes the data source is depending on the data direction value.

Write: Anytime. In emulation modes, write operations will also be directed to the external bus.

22.3.2.6

Port D Data Register (PORTD)

Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other

modes the data source is depending on the data direction value.

Write: Anytime. In emulation modes, write operations will also be directed to the external bus.

76543210

PC7

PC6

PC5

PC4

PC3

PC2

PC1

PC0

Exp.:

DATA15

DATA14

DATA13

DATA12

DATA11

DATA10

DATA9

DATA8

Reset

00000000

Figure 22-7. Port C Data Register (PORTC)

Table 22-8. PORTC Field Descriptions

Field

Description

7–0

PC[7:0]

Port C — Port C pins 7–0 are associated with data I/O lines DATA15 through DATA8 respectively in expanded

modes. When this port is not used for external data, these pins can be used as general purpose I/O. If the data

direction bits of the associated I/O pins are set to logic level “1”, a read returns the value of the port register,

otherwise the buffered pin input state is read.

76543210

PD7

PD6

PD5

PD4

PD3

PD2

PD1

PD0

Exp.:

DATA7

DATA6

DATA5

DATA4

DATA3

DATA2

DATA1

DATA0

Reset

00000000

Figure 22-8. Port D Data Register (PORTD)

Table 22-9. PORTD Field Descriptions

Field

Description

7–0

PD[7:0]

Port D — Port D pins 7–0 are associated with data I/O lines DATA7 through DATA0 respectively in expanded

modes. When this port is not used for external data, these pins can be used as general purpose I/O. — If the

data direction bits of the associated I/O pins are set to logic level “1”, a read returns the value of the port register,

otherwise the buffered pin input state is read.

P912XDP512F0MFVR 数据表(PDF) 830 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 830 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载