数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8580 数据表(PDF) 30 Page - Wolfson Microelectronics plc

部件名 WM8580
功能描述  Multichannel CODEC with S/PDIF Transceiver
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8580 数据表(HTML) 30 Page - Wolfson Microelectronics plc

Back Button WM8580 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 34Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 97 page
background image
WM8580
Production Data
w
PD Rev 4.3 August 2007
30
2.
In 24 bit I2S mode, any data width of 24 bits or less is supported provided that LRCLK is high for
a minimum of 24 BCLK cycles and low for a minimum of 24 BCLK cycles. If exactly 32 bit
clocks occur in one full left/right clock period the interface will auto detect and configure a 16 bit
data word length.
DAC FEATURES
DAC INPUT CONTROL
The Primary Audio Interface Receiver has a separate input pin for each stereo DAC. Any input pin
can be routed to any DAC using the DACSEL register bits.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
1:0
DAC1SEL
[1:0]
00
3:2
DAC2SEL
[1:0]
01
R15
DAC Control 1
0Fh
5:4
DAC3SEL
[1:0]
10
DAC digital input select
00 = DAC takes data from DIN1
01 = DAC takes data from DIN2
10 = DAC takes data from DIN3
Table 17 DAC Input Select Register
DAC OVERSAMPLING CONTROL
For sampling clock ratios of 256fs to 1152fs the DACs should be programmed to operate at 128
times oversampling rate. For sampling clock ratios of 128fs and 192fs, the DACs must be
programmed to operate at 64 times oversampling rate. The DACOSR register bit selects between
128x and 64x oversampling.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R12
PAIF 3
0Ch
6
DACOSR
0
DAC Oversampling Rate Control
0= 128x oversampling
1= 64x oversampling
Table 18 DAC Oversampling Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com