| 数据搜索系统,热门电子元器件搜索 |
|
DI2CS 数据表(PDF) 3 Page - Digital Core Design |
|
|
|||||||||||||||||||||||||||||
DI2CS 数据表(HTML) 3 Page - Digital Core Design |
|
3 / 4 page ![]() IMPLEM ENTATIO N BLOCK DIAGRAM Figure below show the typical DI2CS imple- mentations in system with Standard/Fast and High-speed devices. Figure below shows the DI2CS IP Core block diagram. address(1:0) datai(7:0) datao(7:0) rd cs we rst clk irq CPU Interface sdai sdao scli sclo Input Filter Output Register Shift Register Clock Stretching Output Register Input Filter Control Logic Synchronization Logic Send Data Receive Data Receive Data Control Register Status Register Own address detection open drain open drain RP RP VDD sdai SCL SDA sdao RS RS sclo scli DI2CS Master device scl RS RS sda CPU Interface – Performs the interface func- tions between DI2CS internal blocks and mi- croprocessor. Allows easy connection of the core to a microprocessor/microcontroller sys- tem. PERFORMANCE Control Logic – Manages execution of all commands sent via interface. Synchronizes internal data flow. The following table gives a survey about the Core area and performance in the ALTERA® devices after Place & Route (all key features have been included): Shift Register – Controls SDA line, performs data and address shifts during the data transmission and reception. Device Speed grade Logic Cells Fmax MERCURY -5 170 250 MHz STRATIX -5 170 260 MHz CYCLONE -6 170 220 MHz APEX II -7 170 270 MHz APEX20KC -7 170 150 MHz APEX20KE -1 170 120 MHz APEX20K -1 170 90 MHz ACEX1K -1 170 107 MHz FLEX10KE -1 170 107 MHz MAX 7000AE -5 83 96 MHz MAX 3000A -5 83 104 MHz Control Register – Contains five control bits used for performing all types of I2C Bus transmissions. Status Register – Contains seven status bits that indicates state of the I2C Bus and the DI2CS core. Input Filter – Performs spike filtering. Synchronization Logic – Performs DI2CS core synchronization. Core performance in ALTERA® devices Clock Stretching – Performs I2C SCL clock stretching when DI2CS core is not ready for next transmission. All trademarks mentioned in this document are trademarks of their respective owners. Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved. http://www.DigitalCoreDesign.com http://www.dcd.pl |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |