| 数据搜索系统,热门电子元器件搜索 |
|
DP80390CPU 数据表(PDF) 1 Page - Digital Core Design |
|
|
|||||||||||||||||||||||||||||
DP80390CPU 数据表(HTML) 1 Page - Digital Core Design |
|
1 / 10 page ![]() All trademarks mentioned in this document are trademarks of their respective owners. Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved. http://www.DigitalCoreDesign.com http://www.dcd.pl D DP P8 80 03 39 90 0C CP PU U ● ○ ○ ● ● ● ● ● ○ ○ ● ● ● ● ● Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390CPU is an ultra high perform- ance, speed optimized soft core of a single- chip 8-bit embedded controller dedicated for operation with fast (typically on-chip) and slow (off-chip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The core has been designed with a special concern about performance to power con- sumption ratio. This ratio is extended by an advanced power management unit PMU. DP80390CPU soft core is 100% binary- compatible with the industry standard 80390 & 8051 8-bit microcontroller. There are two con- figurations of DP80390CPU: Harward where internal data and program buses are sepa- rated, and von Neumann with common pro- gram and external data bus. DP80390CPU has Pipelined RISC architecture 10 times faster compared to standard architecture and exe- cutes 85-200 million instructions per second. This performance can also be exploited to great advantage in low power applications where the core can be clocked over ten times more slowly than the original implementation for no performance penalty. DP80390CPU is delivered with fully automated testbench and complete set of tests allowing easy package validation at each stage of SoC design flow. CPU FEATURES 100% software compatible with industry standard 80390 & 8051 LARGE mode – 8051 instruction set FLAT mode – 80390 instruction set Pipelined RISC architecture enables to execute instructions 10 times faster com- pared to standard 8051 24 times faster multiplication 12 times faster addition Up to 256 bytes of internal (on-chip) Data Memory Up to 8M bytes of linear Program Memory 64 kB of internal (on-chip) Program Memory 8 MB external (off-chip) Program Memory Up to 16M bytes of external (off-chip) Data Memory User programmable Program Memory Wait States solution for wide range of memories speed User programmable External Data Memory Wait States solution for wide range of memories speed De-multiplexed Address/Data bus to allow easy connection to memory Dedicated signal for Program Memory writes. |
类似零件编号 - DP80390CPU |
|
类似说明 - DP80390CPU |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |