数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F273E 数据表(PDF) 85 Page - STMicroelectronics

部件名 ST10F273E
功能描述  16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F273E 数据表(HTML) 85 Page - STMicroelectronics

Back Button ST10F273E Datasheet HTML 81Page - STMicroelectronics ST10F273E Datasheet HTML 82Page - STMicroelectronics ST10F273E Datasheet HTML 83Page - STMicroelectronics ST10F273E Datasheet HTML 84Page - STMicroelectronics ST10F273E Datasheet HTML 85Page - STMicroelectronics ST10F273E Datasheet HTML 86Page - STMicroelectronics ST10F273E Datasheet HTML 87Page - STMicroelectronics ST10F273E Datasheet HTML 88Page - STMicroelectronics ST10F273E Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 179 page
background image
ST10F273E
System reset
85/179
Figure 18.
Asynchronous hardware RESET (EA = 0)
1) Longer than Port0 settling time + PLL synchronization (if needed, that is P0(15:13) changed). Longer than
500ns to take into account of Input Filter on RSTIN pin
2) 3 to 8 TCL depending on clock source selection.
Exit from asynchronous reset state
When the RSTIN pin is pulled high, the device restarts: as already mentioned, if internal
FLASH is used, the restarting occurs after the embedded FLASH initialization routine is
completed. The system configuration is latched from Port0: ALE, RD and WR/WRL pins are
driven to their inactive level. The ST10F273E starts program execution from memory
location 00'0000h in code segment 0. This starting location will typically point to the general
initialization routine. Timing of asynchronous Hardware Reset sequence are summarized in
Figure 17 and Figure 18.
20.3
Synchronous reset (warm reset)
A synchronous reset is triggered when RSTIN pin is pulled low while RPD pin is at high
level. In order to properly activate the internal reset logic of the device, the RSTIN pin must
be held low, at least, during 4 TCL (2 periods of CPU clock): refer also to
Section 20.1 for
details on minimum reset pulse duration. The I/O pins are set to high impedance and
RSTOUT pin is driven low. After RSTIN level is detected, a short duration of a maximum of
12 TCL (six periods of CPU clock) elapses, during which pending internal hold states are
cancelled and the current internal access cycle if any is completed. External bus cycle is
aborted. The internal pull-down of RSTIN pin is activated if bit BDRSTEN of SYSCON
RSTF
P0[15:13]
P0[12:2]
transparent
not t.
transparent
not t.
P0[1:0]
not t.
not transparent
3..8 TCL
RST
Latching point of Port0 for
system start-up configuration
RPD
ALE
not transparent
not transparent
(After Filter)
RSTIN
≤500 ns
≥ 50 ns
≤500 ns
≥ 50 ns
8 TCL
3..4 TCL
1)
2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com