数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP86CM29BUG 数据表(PDF) 49 Page - Toshiba Semiconductor

部件名 TMP86CM29BUG
功能描述  8 Bit Microcontroller
PDF  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMP86CM29BUG 数据表(HTML) 49 Page - Toshiba Semiconductor

Back Button TMP86CM29BUG Datasheet HTML 45Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 46Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 47Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 48Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 49Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 50Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 51Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 52Page - Toshiba Semiconductor TMP86CM29BUG Datasheet HTML 53Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 196 page
background image
Page 35
TMP86CM29BUG
3. Interrupt Control Circuit
The TMP86CM29BUG has a total of 19 interrupt sources excluding reset, of which 3 source levels are multi-
plexed. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest
are maskable.
Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors.
The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its inter-
rupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable
flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is domi-
nated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.
Note 1: The INTSEL register is used to select the interrupt source to be enabled for each multiplexed source level (see 3.3 Inter-
rupt Source Selector (INTSEL)).
Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (It is set for the “reset request” after reset is
cancelled). For details, see “Address Trap”.
Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after
reset is released). For details, see "Watchdog Timer".
3.1 Interrupt latches (IL15 to IL2)
An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the unde-
fined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to
accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting inter-
rupt. All interrupt latches are initialized to “0” during reset.
The interrupt latches are located on address 003CH and 003DH in SFR area. Each latch can be cleared to "0" indi-
vidually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt
latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions
such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if inter-
rupt is requested while such instructions are executed.
Interrupt Factors
Enable Condition
Interrupt
Latch
Vector
Address
Priority
Internal/External
(Reset)
Non-maskable
FFFE
1
Internal
INTSWI (Software interrupt)
Non-maskable
FFFC
2
Internal
INTUNDEF (Executed the undefined instruction
interrupt)
Non-maskable
FFFC
2
Internal
INTATRAP (Address trap interrupt)
Non-maskable
IL2
FFFA
2
Internal
INTWDT (Watchdog timer interrupt)
Non-maskable
IL3
FFF8
2
External
INT0
IMF• EF4 = 1, INT0EN = 1
IL4
FFF6
5
External
INT1
IMF• EF5 = 1
IL5
FFF4
6
Internal
INTTBT
IMF• EF6 = 1
IL6
FFF2
7
External
INT2
IMF• EF7 = 1
IL7
FFF0
8
Internal
INTTC
IMF• EF8 = 1
IL8
FFEE
9
Internal
INTRXD
IMF• EF9 = 1, IL9ER = 0
IL9
FFEC
10
Internal
INTSIO
IMF• EF9 = 1, IL9ER = 1
Internal
INTTXD
IMF• EF10 = 1
IL10
FFEA
11
Internal
INTTC4
IMF• EF11 = 1
IL11
FFE8
12
Internal
INTTC6
IMF• EF12 = 1
IL12
FFE6
13
Internal
INTADC
IMF• EF13 = 1
IL13
FFE4
14
External
INT3
IMF• EF14 = 1, IL14ER = 0
IL14
FFE2
15
Internal
INTTC3
IMF• EF14 = 1, IL14ER = 1
External
INT5
IMF• EF15 = 1, IL15ER = 0
IL15
FFE0
16
Internal
INTTC5
IMF• EF15 = 1, IL15ER = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com