数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PCM1774RGPR 数据表(PDF) 20 Page - Texas Instruments

Click here to check the latest version.
部件名 PCM1774RGPR
功能描述  16-Bit, Low-Power Stereo Audio DAC With Analog Mixing, Line and Headphone Outputs
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

PCM1774RGPR 数据表(HTML) 20 Page - Texas Instruments

Back Button PCM1774RGPR Datasheet HTML 16Page - Texas Instruments PCM1774RGPR Datasheet HTML 17Page - Texas Instruments PCM1774RGPR Datasheet HTML 18Page - Texas Instruments PCM1774RGPR Datasheet HTML 19Page - Texas Instruments PCM1774RGPR Datasheet HTML 20Page - Texas Instruments PCM1774RGPR Datasheet HTML 21Page - Texas Instruments PCM1774RGPR Datasheet HTML 22Page - Texas Instruments PCM1774RGPR Datasheet HTML 23Page - Texas Instruments PCM1774RGPR Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 49 page
background image
www.ti.com
Three-Wire Interface (SPI) Timing Requirements
tw(MCH)
50%ofVIO
MS
t(MLS)
LSB
50%ofVIO
50%ofVIO
tw(MCL)
tw(MHH)
t(MLH)
t(MCY)
t(MDH)
t(MDS)
MC
MD
T0013-08
TWO-WIRE INTERFACE [I
2C, MODE (PIN 28) = HIGH]
SLAVE ADDRESS
PCM1774
SLAS551 – JULY 2007
Figure 19 shows a detailed timing diagram for the serial control interface. These timing parameters are critical
for proper control port operation.
PARAMETERS
MIN
TYP
MAX
UNIT
t(MCY)
MC pulse cycle time
500(1)
ns
tw(MCL)
MC low level time
50
ns
tw(MCH)
MC high level time
50
ns
tw(MHH)
MS high level time
See(1)
ns
t(MLS)
MS falling edge to MC rising edge
50
ns
t(MLH)
MS hold time
20
ns
t(MDH)
MD hold time
15
ns
t(MDS)
MD setup time
20
ns
(1)
3/(128 fS) s (min), where fS is sampling rate.
Figure 19. SPI Interface Timing
The PCM1774 supports the I2C serial bus and the data transmission protocol for the I2C standard as a slave
device. This protocol is explained in I2C specification 2.0.
In I2C mode, the control terminals are changed as follows.
TERMINAL NAME
PROPERTY
DESCRIPTION
MS/ADR
Input
I2C address
MD/SDA
Input/output
I2C data
MC/SCL
Input
I2C clock
MSB
LSB
1
0
0
0
1
1
ADR
R/W
The PCM1774 has its own 7-bit slave address. The first six bits (MSBs) of the slave address are factory preset
to 100011. The last bit of the address byte is the device select bit, which can be user-defined by the ADR
terminal. A maximum of two PCM1774 can be connected on the same bus at one time. The PCM1774 responds
when it receives its own slave address.
20
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com