数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8563BS/4 数据表(PDF) 8 Page - NXP Semiconductors

部件名 PCF8563BS/4
功能描述  Real-time clock/calendar
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8563BS/4 数据表(HTML) 8 Page - NXP Semiconductors

Back Button PCF8563BS/4 Datasheet HTML 4Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 5Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 6Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 7Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 8Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 9Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 10Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 11Page - NXP Semiconductors PCF8563BS/4 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 45 page
background image
PCF8563
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 11 — 26 October 2015
8 of 45
NXP Semiconductors
PCF8563
Real-time clock/calendar
[1]
Bits labeled as N should always be written with logic 0.
[2]
Default value.
8.3.2.1
Interrupt output
Bits TF and AF: When an alarm occurs, AF is set to logic 1. Similarly, at the end of a
timer countdown, TF is set to logic 1. These bits maintain their value until overwritten
using the interface. If both timer and alarm interrupts are required in the application, the
source of the interrupt can be determined by reading these bits. To prevent one flag being
overwritten while clearing another, a logic AND is performed during a write access.
Bits TIE and AIE: These bits activate or deactivate the generation of an interrupt when
TF or AF is asserted, respectively. The interrupt is the logical OR of these two conditions
when both AIE and TIE are set.
3AF
0[2]
read: alarm flag inactive
Section 8.3.2.1
write: alarm flag is cleared
1
read: alarm flag active
write: alarm flag remains unchanged
2TF
0[2]
read: timer flag inactive
write: timer flag is cleared
1
read: timer flag active
write: timer flag remains unchanged
1AIE
0[2]
alarm interrupt disabled
1
alarm interrupt enabled
0TIE
0[2]
timer interrupt disabled
1
timer interrupt enabled
Table 6.
Control_status_2 - control and status register 2 (address 01h) bit description …continued
Bit
Symbol
Value
Description
Reference
When bits TIE and AIE are disabled, pin INT will remain high-impedance.
Fig 5.
Interrupt scheme
013aaa087
TE
COUNTDOWN COUNTER
AF: ALARM
FLAG
CLEAR
SET
to interface:
read AF
0
1
TF: TIMER
CLEAR
SET
PULSE
GENERATOR 2
CLEAR
TRIGGER
TIE
INT
from interface:
clear TF
from interface:
clear AF
set alarm
flag AF
to interface:
read TF
TI_TP
AIE
e.g. AIE
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com