PCF8563

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 11 — 26 October 2015

30 of 45

NXP Semiconductors

PCF8563

Real-time clock/calendar

13. Dynamic characteristics

VDD = 3 V; Timer = 1 minute.

Tamb =25 C; normalized to VDD =3V.

Fig 25. Supply current IDD as a function of

temperature T; CLKOUT = 32 kHz

Fig 26. Frequency deviation as a function of supply

voltage VDD

−40

0

40

120

mgr890

80

T (

°C)

1

0

0.4

0.2

0.8

0.6

IDD

(

μA)

02

6

4

2

−4

−2

0

mgr891

4

VDD (V)

frequency

deviation

(ppm)

Table 30.

Dynamic characteristics

VDD = 1.8 V to 5.5 V; VSS =0V; Tamb = 40 C to +85 C; fosc = 32.768 kHz; quartz Rs =40 k; CL = 8 pF; unless otherwise

specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Oscillator

COSCO

capacitance on pin OSCO

15

25

35

pF

f

osc/fosc

relative oscillator frequency variation

V

DD =200 mV;

Tamb =25 C

-0.2

-ppm

Quartz crystal parameters (f = 32.768 kHz)

Rs

series resistance

-

-

100

k



CL

load capacitance

parallel

[1] 7

-

12.5

pF

Ctrim

trimmer capacitance

external;

on pin OSCI

5-

25

pF

CLKOUT output



CLKOUT

duty cycle on pin CLKOUT

[2] -50

-%

I2C-bus timing characteristics (see Figure 27)[3][4]

fSCL

SCL clock frequency

[5] -

-

400

kHz

tHD;STA

hold time (repeated) START condition

0.6

-

-

s

tSU;STA

set-up time for a repeated START condition

0.6

-

-

s

tLOW

LOW period of the SCL clock

1.3

-

-

s

tHIGH

HIGH period of the SCL clock

0.6

-

-

s

tr

rise time of both SDA and SCL signals

standard-mode

-

-

1

s

fast-mode

-

-

0.3

s