数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VS6724 数据表(PDF) 21 Page - STMicroelectronics

部件名 VS6724
功能描述  2 Megapixel single-chip camera module
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

VS6724 数据表(HTML) 21 Page - STMicroelectronics

Back Button VS6724 Datasheet HTML 17Page - STMicroelectronics VS6724 Datasheet HTML 18Page - STMicroelectronics VS6724 Datasheet HTML 19Page - STMicroelectronics VS6724 Datasheet HTML 20Page - STMicroelectronics VS6724 Datasheet HTML 21Page - STMicroelectronics VS6724 Datasheet HTML 22Page - STMicroelectronics VS6724 Datasheet HTML 23Page - STMicroelectronics VS6724 Datasheet HTML 24Page - STMicroelectronics VS6724 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 118 page
background image
VS6724
Functional description
21/118
2.6.5
JPEG output as a conventional frame
To keep compatibility with conventional frame format, the JPEG frame is output in a series of
packets targeted to look like image lines. The Hsync envelopes each packet (line) of data
and the Vsync envelopes the complete frame. The start of the frame is indicated by a
transition of the Vsync and Hsync. This will occur when the output FIFO has accumulated
enough JPEG data for the first line (default line size 512 = 1KBytes). When this line is
output, it will then output blocks of blank data (16Byte blocks) until the next 512Bytes of data
is available.
The number of bytes per line can be programmed using the following registers, both 16 bit
registers should be programmed with the same value:
wLineLength {MSB 0x2511, LSB 0x2512} default = 512
wThres {MSB 0x251b, LSB 0x251c}
Note:
The number of PCLKs in a line is equal to 2 x the line length and the maximum line length is
2K.
In most cases the JPEG data will not fill the last line of data and padding data is added after
the JPEG end of image marker FFD9h filling the remainder of the last line. Note that it is
possible that the JPEG data will exactly fill the line and no padding is required.
The value of padding bytes can be programmed using the following registers, both registers
should be programmed with the same value;
bJPEG_FILL_VAL {0x23b4} default = 0xA5
bJPEG_PADDING {0x23b6}
It is not possible to control the timing of the Vsync and Hsync signals in JPEG mode. You
can however change the polarity of the signals and select if the Hsync is present or not
during the interframe period.
PCLK can be made to be present only during active JPEG data, and therefore not present
during the interline or interframe periods. The rising edge of PCLK is always half clock
delayed from both Hsync and Vsync.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com