STM32F412RGU7P datasheet(84/201 Pages) STMICROELECTRONICS

84 / 201 page

Electrical characteristics

STM32F412xE/G

84/201

DocID028087 Rev 7

Table 17. Features depending on the operating power supply range

Operating

power

supply

range

ADC

operation

Maximum

Flash

memory

access

frequency

with no wait

states

(fFlashmax)

Maximum Flash

memory access

frequency with

wait states (1)(2)

I/O operation

Clock output

frequency on

I/O pins(3)

Possible

Flash

memory

operations

VDD =1.7 to

2.1 V(4)

Conversion

time up to

1.2 Msps

16 MHz(5)

100 MHz with 6

wait states

– No I/O

compensation

up to 30 MHz

8-bit erase

and program

operations

only

VDD = 2.1 to

2.4 V

Conversion

time up to

1.2 Msps

18 MHz

100 MHz with 5

wait states

– No I/O

compensation

up to 30 MHz

16-bit erase

and program

operations

VDD = 2.4 to

2.7 V

Conversion

time up to

2.4 Msps

24 MHz

100 MHz with 4

wait states

– I/O

compensation

works

up to 50 MHz

16-bit erase

and program

operations

VDD = 2.7 to

3.6 V(6)

Conversion

time up to

2.4 Msps

30 MHz

100 MHz with 3

wait states

– I/O

compensation

works

–up to

100 MHz

when VDD =

3.0 to 3.6 V

–up to

50 MHz

when VDD =

2.7 to 3.0 V

32-bit erase

and program

operations

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is

required.

2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the

execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state

program execution.

3. Refer to Table 59: I/O AC characteristics for frequencies vs. external load.

4. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.18.2: Internal

reset OFF).

5. Prefetch available over the complete VDD supply range.

6. The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of

D- and D+ pins will be degraded between 2.7 and 3 V.

STM32F412RGU7P 数据表(PDF) 84 Page - STMicroelectronics

STM32F412RGU7P 数据表(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F412RGU7P 数据表(PDF) 84 Page - STMicroelectronics

STM32F412RGU7P 数据表(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载