数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F427NET6TR 数据表(PDF) 152 Page - STMicroelectronics

部件名 STM32F427NET6TR
功能描述  ARM Cortex-M4 32b MCUFPU, 225DMIPS, up to 2MB Flash/2564KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera & LCD-TFT
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F427NET6TR 数据表(HTML) 152 Page - STMicroelectronics

Back Button STM32F427NET6TR Datasheet HTML 148Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 149Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 150Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 151Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 152Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 153Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 154Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 155Page - STMicroelectronics STM32F427NET6TR Datasheet HTML 156Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 231 page
background image
Electrical characteristics
STM32F427xx STM32F429xx
152/231
DocID024030 Rev 6
Table 72 gives the list of Ethernet MAC signals for the RMII and Figure 48 shows the
corresponding timing diagram.
Figure 48. Ethernet RMII timing diagram
Table 73 gives the list of Ethernet MAC signals for MII and Figure 48 shows the
corresponding timing diagram.
Figure 49. Ethernet MII timing diagram
RMII_REF_CLK
RMII_TX_EN
RMII_TXD[1:0]
RMII_RXD[1:0]
RMII_CRS_DV
td(TXEN)
td(TXD)
tsu(RXD)
tsu(CRS)
tih(RXD)
tih(CRS)
ai15667
Table 72. Dynamics characteristics: Ethernet MAC signals for RMII(1)
Symbol
Parameter
Condition
Min
Typ
Max
Unit
tsu(RXD) Receive data setup time
1.71 V < VDD < 3.6 V
1.5
-
-
ns
tih(RXD)
Receive data hold time
0
-
-
tsu(CRS) Carrier sense setup time
1
-
-
tih(CRS)
Carrier sense hold time
1
-
-
td(TXEN)
Transmit enable valid delay
time
2.7 V < VDD < 3.6 V
0
10.5
12
1.71 V < VDD < 3.6 V
10.5
14
td(TXD)
Transmit data valid delay time
2.7 V < VDD < 3.6 V
0
11
12.5
1. Guaranteed by characterization results.
MII_RX_CLK
MII_RXD[3:0]
MII_RX_DV
MII_RX_ER
td(TXEN)
td(TXD)
tsu(RXD)
tsu(ER)
tsu(DV)
tih(RXD)
tih(ER)
tih(DV)
ai15668
MII_TX_CLK
MII_TX_EN
MII_TXD[3:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com