STM32F427NET6 datasheet(25/231 Pages) STMICROELECTRONICS

25 / 231 page

DocID024030 Rev 6

25/231

STM32F427xx STM32F429xx

Functional overview

reached, the option byte loading process starts, either to confirm or modify default BOR

thresholds, or to disable BOR permanently. Three BOR thresholds are available through

option bytes. The device remains in reset mode when VDD is below a specified threshold,

VPOR/PDR or VBOR, without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors

the VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be

generated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is

higher than the VPVD threshold. The interrupt service routine can then generate a warning

message and/or put the MCU into a safe state. The PVD is enabled by software.

3.17.2

Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on

reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.

An external power supply supervisor should monitor VDD and should maintain the device in

reset mode as long as VDD is below a specified threshold. PDR_ON should be connected to

this external power supply supervisor. Refer to Figure 6: Power supply supervisor

interconnection with internal reset OFF.

Figure 6. Power supply supervisor interconnection with internal reset OFF

The VDD specified threshold, below which the device must be maintained under reset, is

1.7 V (see Figure 7).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

•

The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled

•

The brownout reset (BOR) circuitry must be disabled

•

The embedded programmable voltage detector (PVD) is disabled

•

VBAT functionality is no more available and VBAT pin should be connected to VDD.

All packages, except for the LQFP100, allow to disable the internal reset through the

PDR_ON signal.

STM32F427NET6 数据表(PDF) 25 Page - STMicroelectronics

STM32F427NET6 数据表(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载