数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP1718LF-DS-R03 数据表(PDF) 28 Page - List of Unclassifed Manufacturers

部件名 IP1718LF-DS-R03
功能描述  18-port 10/100Mbps Smart Switch Controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

IP1718LF-DS-R03 数据表(HTML) 28 Page - List of Unclassifed Manufacturers

Back Button IP1718LF-DS-R03 Datasheet HTML 24Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 25Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 26Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 27Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 28Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 29Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 30Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 31Page - List of Unclassifed Manufacturers IP1718LF-DS-R03 Datasheet HTML 32Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 33 page
background image
IP1718 LF
Preliminary Data Sheet
7
Electrical Characteristics
7.1
Absolute Maximum Rating
Permanent device damage may occur if Absolute Maximum Ratings are applied. Functional operation
should be restricted to the conditions as specified in the following section. Exposure to the Absolute
Maximum Conditions for extended periods may affect device reliability.
PARAMETER
SYMBOL
MIN.
MAX.
UNIT
I/O
VDDI/O
– 0.5
+3.6V
V
Supply
Voltage
Core
VDDCore
– 0.5
+1.9V
V
Input Voltage
VI
– 0.5
VDDI/O
V
Output Voltage
VO
– 0.5
VDDI/O
V
Storage Temperature
TSTG
-65
+150
°C
Operation Temperature
TOPT
0
+70
°C
Note:
The maximum ratings are the limit value that must never be exceeded even for short time.
7.2
AC Characteristics
SS-SMII Transmit Timing
Symbol
Description
Min.
Typ.
Max.
Unit
TTx_Clk
Transmit clock cycle time
-
8
-
ns
TTSync_D
Tx_Clk rising edge to TX_Sync output delay
1.0
5.0
ns
TTData_D
Tx_Clk rising edge to TXD output delay
1.0
-
5.0
ns
SS-SMII Transmit
Tx_Clk
TxSync
TxData
TTx_Clk
TTSync_D
TTData_D
SS-SMII Receive Timing
Symbol
Description
Min.
Typ.
Max.
Unit
TRx_Clk
Receive clock cycle time
-
8
-
ns
TRSync_SU
Rx_Sync Set up time
2.0
ns
TRdata_H
Rx_Sync Hold time
1.0
-
ns
TRdata_SU
RxData Set up time
2.0
ns
TRData_H
RxData Hold time
1.0
-
ns
28/33
January 27, 2005
Copyright © 2003, IC Plus Corp.
IP1718 LF-DS-R05



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com