数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP1718LF-DS-R05 数据表(PDF) 21 Page - List of Unclassifed Manufacturers

部件名 IP1718LF-DS-R05
功能描述  18-port 10/100Mbps Smart Switch Controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

IP1718LF-DS-R05 数据表(HTML) 21 Page - List of Unclassifed Manufacturers

Back Button IP1718LF-DS-R05 Datasheet HTML 17Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 18Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 19Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 20Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 21Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 22Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 23Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 24Page - List of Unclassifed Manufacturers IP1718LF-DS-R05 Datasheet HTML 25Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 33 page
background image
IP1718 LF
Preliminary Data Sheet
21/33
January 27, 2005
Copyright © 2003, IC Plus Corp.
IP1718 LF-DS-R05
Register
Address
Register Description
Attribute
Default
value
26H
VLAN Tag based priority enable for pot17 and port 18, 1 bit per port
bit[9:8] :
0: disable
1: enable
Other bits are reserved.
R/W
10’h0
27H
IP DS based priority enable for port16~pot1, 1 bit per port
bit[15:0] : 0: disable
1: enable
R/W
16’h0
28H
IP DS based priority enable for port 17 and pott 18, 1 bit per port
bit[9:8] :
0: disable
1: enable
Other bits are reserved.
R/W
10’h0
29H
Switch MAC address[15:0]
R/W
16’h0
2AH
Switch MAC address[31:16]
R/W
16’h0
2BH
Switch MAC address[47:32]
R/W
16’h0
2CH
Out queue schedule mode / weight selection
Bit[1:0] : Schedule mode
2’b00: First in First out
2’b01: Strict Priority.
The IP1718 LF will always forward all packets with
high priority until the packet in the high priority queue
is empty.
2’b10 : WRR. Weighted-and-round-robin scheme.The
packet number in both priority queues is based on the
defined ratio.
2’b11 : undefined
Bit[4:2] : Low priority queue weight number when the WRR mode is
selected
Bit[7:5] : High priority queue weight number when the WRR mode is
selected.
Note:
When Bit[4:2] and Bit[7:5] are set to “000”, the weight number
will be interpreted as “8”.
R/W
8’d0
2DH
Reserved for test. Do not access to this register.
R/W
9’d475
2EH
Reserved for test. Do not access to this register.
R/W
9’d500



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com