数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP1001-DS-R02 数据表(PDF) 46 Page - List of Unclassifed Manufacturers

部件名 IP1001-DS-R02
功能描述  Integrated 10/100/1000 Gigabit Ethernet Transceiver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

IP1001-DS-R02 数据表(HTML) 46 Page - List of Unclassifed Manufacturers

Back Button IP1001-DS-R02 Datasheet HTML 40Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 41Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 42Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 43Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 44Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 45Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 46Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 47Page - List of Unclassifed Manufacturers IP1001-DS-R02 Datasheet HTML 48Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 46 / 48 page
background image
IP1001 LF
Data Sheet
5.3.4
RGMII Timing
e. Transmit Timing Requirements
Symbol
Description
Min.
Typ.
Max.
Unit
TTclk3
Period of transmit clock in giga mode
-
8
-
ns
TTclk3
Period of transmit clock in 100M mode
-
40
-
ns
TTclk3
Period of transmit clock in 10M mode
-
400
-
ns
TXEN, TXD to TXC setup time
(TXPHASE_SEL=0, no clock delay added)
-0.65
ns
Ts3
TXEN, TXD to TXC setup time
(TXPHASE_SEL=1, clock delay added)
1.35
ns
TXEN, TXD to TXC hold time
(TXPHASE_SEL=0, no clock delay added)
0.2
ns
Th3
TXEN, TXD to TXC hold time
(TXPHASE_SEL=1, clock delay added)
2.2
ns
TXC
T XC T L, TXD [3:0]
T s3
T h3
T Tclk3
T h3
T s3
f. Receive Timing
Symbol
Description
Min.
Typ.
Max.
Unit
TRclk3
Period of receive clock in giga mode
-
8
-
ns
TRclk3
Period of receive clock in 100M mode
-
40
-
ns
TRclk3
Period of receive clock in 10M mode
-
400
-
ns
RXC edge to RXCTL, RXD
(RXPHASE_SEL=0, no clock delay added)
0.4
ns
Td3
RXC edge to RXCTL, RXD
(RXPHASE_SEL=1, clock delay added)
2.4
ns
RXC
RXCTL, RXD[3:0]
T d3
T Rclk3
T d3
Dec. 18, 2007
46/48
Copyright © 2006, IC Plus Corp.
IP1001-DS-R06



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com